This paper presents a new generation 128/spl times/128 focal-plane analog programmable array processor (FPAPAP), from a system level perspective, which has been manufactured in a 0.35 /spl mu/m standard digital 1P-5M ...
详细信息
This paper presents a new generation 128/spl times/128 focal-plane analog programmable array processor (FPAPAP), from a system level perspective, which has been manufactured in a 0.35 /spl mu/m standard digital 1P-5M CMOS technology. The chip has been designed to achieve the high-speed and moderate-accuracy (8b) requirements of most real time early-vision processing applications. It is easily embedded in conventional digital hosting systems: external data interchange and control are completely digital. The chip contains close to four millions transistors, 90% of them working in analog mode, and exhibits a relatively low power consumption-<4 W, i.e. less than 1 /spl mu/W per transistor. Computing vs. power peak values are in the order of 1 TeraOPS/W, while maintained VGA processing throughputs of 100 frames/s are possible with about 10-20 basic image processing tasks on each frame.
This paper presents a method of synthesizing covariance matrix elements of array input signal for high resolution 2-D Direction-Of-Arrival (DOA) estimation via antenna (sensor) switching. Antenna array generally has t...
详细信息
This paper presents a method of synthesizing covariance matrix elements of array input signal for high resolution 2-D Direction-Of-Arrival (DOA) estimation via antenna (sensor) switching. Antenna array generally has the same number of array elements and receiver modules which often leads large receiver hardware cost. Two of the authors have already studied a way of antenna switching to reduce receiver cost, but it can be applied only for periodic incident signals like sinusoid. In this paper, we propose a simple method of DOA estimation from sparse data by synthesizing covariance matrix elements of array input signal via antenna switching, which can also be applied to DOA estimation of antiperiodic incident signals. Performance of the proposed approach is evaluated in detail through some computer simulation.
In this paper, we present a CMOS image sensor architecture coupling a spatial light modulator to a photodiode, for medical imaging based on acousto-optical coherence tomography with a digital holographic detection sch...
详细信息
In this paper, we present a CMOS image sensor architecture coupling a spatial light modulator to a photodiode, for medical imaging based on acousto-optical coherence tomography with a digital holographic detection scheme. Our architecture is able to measure an interference pattern between a scattered beam transmitted through a scattering media and a reference beam, on an array with 16 μm pixel pitch, at 4000 Hz, which is compliant with correlation time of breast tissues. In-pixel processing allows generating from the incident light, a signal to polarize an embedded light modulator used to control the phase of the reflected beam. This reflected beam can then be focused on a region of interest of a scattering media, for therapy. The stacking of a photosensitive element with a spatial light modulator on the same device brings a significant robustness over the state of the art techniques such as perfect optical matching and reduced time delay in controlling light.
暂无评论