检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

4,669 篇 会议
120 篇 期刊文献

馆藏范围

4,789 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

2,270 篇 工学
- 1,505 篇 电气工程
- 986 篇 电子科学与技术（可...
- 767 篇 计算机科学与技术...
- 334 篇 软件工程
- 255 篇 信息与通信工程
- 179 篇 控制科学与工程
- 129 篇 仪器科学与技术
- 107 篇 材料科学与工程（可...
- 80 篇 机械工程
- 47 篇 动力工程及工程热...
- 41 篇 生物医学工程（可授...
- 30 篇 光学工程
- 21 篇 化学工程与技术
- 13 篇 冶金工程
- 12 篇 土木工程
- 12 篇 生物工程
- 12 篇 安全科学与工程
- 10 篇 力学（可授工学、理...
486 篇 理学
- 246 篇 物理学
- 225 篇 数学
- 44 篇 系统科学
- 43 篇 统计学（可授理学、...
- 23 篇 化学
- 23 篇 生物学
94 篇 管理学
- 91 篇 管理科学与工程(可...
- 33 篇 工商管理
32 篇 医学
- 31 篇 临床医学
- 11 篇 基础医学(可授医学...
16 篇 经济学
- 16 篇 应用经济学
14 篇 法学
- 11 篇 社会学
6 篇 军事学
4 篇 教育学
1 篇 农学

主题

269 篇 voltage
263 篇 algorithm design...
230 篇 hardware
217 篇 electronic mail
212 篇 frequency
212 篇 circuits
207 篇 circuit simulati...
207 篇 very large scale...
185 篇 energy consumpti...
178 篇 clocks
178 篇 cmos technology
171 篇 switches
168 篇 circuit testing
151 篇 costs
150 篇 electronic circu...
148 篇 design engineeri...
144 篇 computer archite...
141 篇 bandwidth
131 篇 cmos integrated ...
128 篇 design methodolo...

机构

126 篇 school of electr...
57 篇 electronic circu...
43 篇 department of el...
37 篇 electronic circu...
23 篇 department of el...
22 篇 faculty of infor...
19 篇 department of el...
18 篇 group of electro...
16 篇 department of el...
15 篇 school of electr...
14 篇 department of el...
13 篇 department of el...
13 篇 department of el...
13 篇 department of el...
12 篇 department of el...
12 篇 institute of mic...
12 篇 department of el...
12 篇 graduate program...
11 篇 department of el...
10 篇 klipsch school o...

作者

88 篇 k. halonen
43 篇 s. celma
35 篇 s.c. chan
28 篇 b. calvo
27 篇 c. toumazou
22 篇 a. paasio
22 篇 b.j. falkowski
20 篇 e. alarcon
19 篇 n. medrano
19 篇 h. tenhunen
18 篇 chiu-sing choy
18 篇 s. lindfors
16 篇 c. azcona
16 篇 drechsler rolf
15 篇 pantelis georgio...
15 篇 chip-hong chang
14 篇 a. poveda
14 篇 i. kale
14 篇 f. guinjoan
14 篇 asada kunihiro

语言

4,684 篇 英文
69 篇 中文
35 篇 其他
1 篇 葡萄牙文

检索条件"任意字段=IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"

共 4789 条记录，以下是161-170 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Stator Imbalance in Asymmetrical Six-Phase Synchronous Motor Drives: High-Resistance Connections and Mismanufactured Winding 14

Stator Imbalance in Asymmetrical Six-Phase Synchronous Motor...

引用

14th ieee International symposium on diagnostics for Electrical Machines, Power electronics and Drives, SDEMPED 2023

作者： Femia, Antonio Sala, Giacomo Mengoni, Michele Vancini, Luca Rizzoli, Gabriele Zarri, Luca Tani, Angelo University of Bologna Dept. of Electrical Electronic and Information Engineering "G. Marconi" Bologna Italy

ISBN: (纸本)9798350320770

An electric drive can experience a wide variety of faults. Some of them, such as short circuits, can significantly harm the structural integrity of the drive. Others, such as poor connections or manufacturing asymmetries in the stator winding, might not affect the drive integrity but distort the electrical quantities (voltages and currents), causing overheating and imbalances. Improper connections could lead to resistance imbalance, while bad manufacturing may result in some phases having fewer or more turns than expected at the design stage. An analytical approach based on the Vector-Space Decomposition (VSD) is proposed in this paper to model the imbalance resulting from High-Resistance Connections (HRCs) or Manufacturing Defects (MDs) due to a variation in the number of *** study is carried out for a six-phase surface-mounted permanent magnet (SMPM) brushless motor, but it may be extended to any multi-three-phase drive. Finite-element simulations are used to build a realistic model of the electrical machine and confirm the theoretical outcomes. © 2023 ieee.

关键词： Vector spaces

来源：评论

学校读者我要写书评

暂无评论

An FPGA-Based Emulation Platform for Functional Safety Verification in Automotive SoC systems 33

An FPGA-Based Emulation Platform for Functional Safety Verif...

引用

33rd ieee Asian Test symposium, ATS 2024

作者： Sun, Yutao Wang, Zhijun Huang, Zean Liang, Liping Beijing University of Posts and Telecommunications School of Integrated Circuits Beijing China

ISBN: (纸本)9798331529161

The increasing complexity of automotive SoC systems, particularly in the context of autonomous vehicles, demands rigorous functional safety verification methods. This paper proposes a novel Functional Safety FPGA Fault Injection Tool (FSF-FIT) which builds an FPGA-based emulation platform by using FPGA fault injection techniques. The core innovation of FSFFIT lies in its comprehensive FPGA functional safety evaluation process, targeting specific components within the design Under Test (DUT), down to individual LUTs or registers. This detailed approach allows for accurate reliability level (RL) and diagnostic coverage (DC) assessments of safety mechanisms. The speed and accuracy of FSFFIT were validated through experiments conducted on the XuanTie C906 RISC-V processor as well as on a multiplier with different security mechanisms. The results demonstrated that FSFFIT's performance is consistent with that of SSIM, a certified ISO26262-compliant functional safety tool, while also achieving faster execution times. Additionally, by comparing the results with some state-of-the-art (SOTA) FPGA fault injection tools, our method is superior in terms of injection speed. © 2024 ieee.

关键词： System-on-chip

来源：评论

学校读者我要写书评

暂无评论

A 22nm CMOS PFM Buck Converter Used in a 32-Bit RISC-V Microcontroller for IoT Applications 16

A 22nm CMOS PFM Buck Converter Used in a 32-Bit RISC-V Micro...

引用

16th ieee Latin American symposium on circuits and systems, LASCAS 2025

作者： Oliveira, Luiz H. N. Amaral, Wellington A. Haddad, Sandro A. P. Munoz, Daniel M. Barcelos, Eduardo A. Sotero, Vinicius V. M. Jonhson, Emmanuel K. M. Campagnucci, Pamela R. A. N. Lima, Luis V. N. Electronics Engineering Undergraduate Program Faculty of Gama Brazil Mechatronics Graduate Program University of Brasilia Faculty of Technology Department of Mechanical Engineering DF Brasilia Brazil

ISBN: (纸本)9798331522124

The demand for efficient power management solutions in electronic devices has increased significantly, especially for microcontrollers operating in low-power modes. This article presents the design and implementation of a Pulse Frequency Modulation (PFM)-based buck converter for applications in 32-bit microcontrollers using 22nm CMOS technology. The methodology involves the development of a Constant On Time (COT) architecture that maintains a fixed duration for the activation of the high-side MOSFET, using a monostable multivibrator to generate the necessary timing signals. The converter's performance was simulated under various load conditions and process corners to evaluate its efficiency and output characteristics. The results show that the proposed buck converter achieves high efficiency, with peak values above 95%, while maintaining a low output ripple. Specifically, the converter exhibits an efficiency of 93.4% at a load of 1mA, with output ripple voltages as low as 2.20 mV under ideal conditions. The contributions of this work lie in the advancement of PFM converter technology for modern microcontroller applications, demonstrating the potential of 22nm CMOS processes to improve power efficiency and performance. © 2025 ieee.

关键词： CMOS integrated circuits

来源：评论

学校读者我要写书评

暂无评论

Power Efficient Approximate Ternary Subtractor for Image Processing Applications 9

Power Efficient Approximate Ternary Subtractor for Image Pro...

引用

9th ieee International symposium on Smart electronic systems, iSES 2023

作者： Tharuni, Sangireddy Reddy, Basani Harshavardhan Mamatha, Bhukya Kumar, Uppugunduru Anil Ahmed, Syed Ershad Veeramachaneni, Sreehari Gokaraju Rangaraju Institute of Engineering Technology Department of Electronics and Communication Engineering Hyderabad India Department of Electronics and Communication Engineering Telangana Hyderabad501203 India Bits Pilani Hyderabad Campus Department of Electrical and Electronics Engineering Telangana Hyderabad India

ISBN: (纸本)9798350383249

The ternary logic has been the most popular in recent years. Many ternary logic-based arithmetic circuits, such as adders and multipliers, exist. Applications such as image processing and video processing application, accurate computation is not necessary, approximate computing is employed to significantly improve circuit parameters such as area, power, and power-delay product. This paper presents a design of an efficient 1-bit approximate half subtractor using the k-map-based methodology, which is used to implement a full subtractor and an 8-bit ternary subtractor. In this work, an error is introduced in the difference signal of the half subtractor. The proposed approximate ternary half subtractor show that power and delay are reduced by 42 % and 55 % in comparison with subtractor using 3: 1 multiplexers and are reduced by 37 % and 38% in contrast with subtractor using 2:1 multiplexer. Finally, the proposed 8-bit subtractor is evaluated using an image processing application. © 2023 ieee.

关键词： Computer circuits

来源：评论

学校读者我要写书评

暂无评论

Technical and pedagogical challenges in micronanoelectronics for facing upcoming digital society 13

Technical and pedagogical challenges in micronanoelectronics...

引用

13th Latin America symposium on circuits and System (LASCAS)

作者： Bonnaud, Olivier Univ Rennes 1 Rennes Inst Elect & Technol NumeR Rennes France GIP CNFM Grenoble France

ISBN: (纸本)9781665420082

The worldwide evolution towards a digital society is strongly underway, thanks in particular to the incredible increase in the performance of electronics and micronanoelectronics in all their compartments, from elementary components to circuits and systems. This accelerating evolution, especially in terms of data flow corresponding to the multiplication of connected objects, raises new challenges of two kinds: technical/technological and human. On the technical side, we need to reduce the size of systems and their energy consumption by controlling elementary devices and circuit architectures. On the human level, we need to adapt skills to the new technical and technological challenges and above all to increase the pool of talent due to the extremely rapid development of applications, despite the growing assistance provided by all the design and manufacturing assistance tools. After having developed the global context, this paper focuses on the different limitations and associated challenges and on the approach brought by the French microelectronics training network for the learning of the know-how in connection with the recovery plans dedicated to the electronics industry.

关键词： electronics circuits and systems micronanoelectronics challenges of connected society electronics engineering education

来源：评论

学校读者我要写书评

暂无评论

Formal Proceedings of the 2016 ieee 19th International symposium on design and diagnostics of electronic circuits and systems, DDECS 2016

Formal Proceedings of the 2016 IEEE 19th International Sympo...

引用

19th ieee International symposium on design and diagnostics of electronic circuits and systems, DDECS 2016

ISBN: (纸本)9781509024674

The proceedings contain 45 papers. The topics discussed include: system-level reliability evaluation through cache-aware software-based fault injection;a fault injection platform for the analysis of soft error effects in FPGA soft processors;comparison of gate-driven and bulk-driven current mirror topologies;multi-objective BDD optimization for RRAM based circuit design;FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization;a general approach for comparing metastable behavior of digital CMOS gates;hardware implementation of a medium access control layer for industrial wireless LAN;comparative BTI analysis for various sense amplifier designs;impedance calculation based method for ac fault analysis of mixed-signal circuits;co-design of CML IO and interposer channel for low area and power signaling;bioSoC: highly integrated system-on-chip for health monitoring;an effective approach for functional test programs compaction;sequential test decompressors with fast variable wide spreading;built-in self-repair architecture generator for digital cores;and early-stage verification of power-management specification in low-power systems design.

关键词：

来源：评论

学校读者我要写书评

暂无评论

design of Asynchronous Pipelines with QDI Template Using Commercial FPGA 13

Design of Asynchronous Pipelines with QDI Template Using Com...

引用

13th Latin America symposium on circuits and System (LASCAS)

作者： Duarte, Gabriel C. Oliveira, Duarte L. Batista, Gracieth C. Inst Tecnol Aeronaut ITA Div Engn Eletron IEEA Sao Jose Dos Campos Brazil

ISBN: (纸本)9781665420082

The asynchronous paradigm has interesting features due to the lack of the clock signal and is another option for project of digital systems. This paradigm has several design styles, where the asynchronous pipeline style is interesting due to its high performance and the simplicity of its control. There are two classes of an asynchronous pipeline: Bundled-data and Quasi Delay Insensitive (QDI). The QDI circuit class is notable for its robustness and high modularity. In this paper, we propose two new asynchronous architectures in the pipeline style for QDI circuits. Unlike many QDI proposals, these architectures focus on platforms FPGA (Field Programmable Gate Array) and VLSI (Very Large-Scale Integration) standard cell. The two new architectures were prototyped in FPGAs devices, applied in a set of benchmarks, and compared with the literature's QDI pipeline architecture, which is also focused on FPGA. From the results obtained by the three architectures, we highlight the increase in throughput of 51.2% of the proposed architecture compared to the literature's architecture.

关键词： QDI asynchronous logic dual-rail code pipeline

来源：评论

学校读者我要写书评

暂无评论

design of a Thermal Battery Dummy with Integrated Sensor Node 32

Design of a Thermal Battery Dummy with Integrated Sensor Nod...

引用

32nd ieee International symposium on Industrial electronics, ISIE 2023

作者： Grubmuller, Michael Schweighofer, Bernhard Wegleiter, Hannes Graz University of Technology Institute of Electrical Measurement and Sensor Systems Graz Austria

ISBN: (纸本)9798350399714

High-performance Li-ion battery systems require sophisticated thermal management to ensure safe operation and long battery life. Testing such thermal management systems comes with some disadvantages and safety concerns. For this reason, the use of thermal battery dummies is advantageous. In this work, we present the design of a thermal battery dummy with 26650 cylindrical cell geometry with an integrated sensor node. The control of the heating power and the temperature measurement is done inside the dummy cell. Power supply and communication with a test bench computer are done through the supply lines. Thus, the only cell connections are the battery terminals, resulting in a dummy cell with geometric characteristics equivalent to a real Li-ion cylindrical cell. This and an addressing-based communication protocol allows parallel operation of multiple battery dummies in a dummy pack compound. The design of the thermal parameters is based on preceding thermal measurements on a real battery cell;in the following we explain the concept of the thermal dummy and go into more detail on the main electronic circuits. With final measurements on a prototype we show the achieved properties of the thermal dummy. © 2023 ieee.

关键词： Sensor nodes

来源：评论

学校读者我要写书评

暂无评论

AI-Enhanced Codesign of Neuromorphic circuits 66

AI-Enhanced Codesign of Neuromorphic Circuits

引用

2023 ieee 66th International Midwest symposium on circuits and systems, MWSCAS 2023

作者： Crowder, Douglas C. Smith, J. Darby Cardwell, Suma G. Sandia National Laboratories Cognitive and Emerging Computing AlbuquerqueNM United States

ISBN: (纸本)9798350302103

Leading neuromorphic computer (NMC) platforms achieve energy efficiency and extreme scalability by implementing simplified models of biological neurons. Future NMCs that rely on complex neuron models for complex calculations will require labor-intensive design processes that are currently performed by highly-trained professionals. In this work, we develop AI-enhanced tools for automating NMC design, demonstrating that such tools can design next-generation circuits. © 2023 ieee.

关键词： AI-enhanced codesign electronic design automation evolutionary algorithms neuromorphic computers reinforcement learning

来源：评论

学校读者我要写书评

暂无评论

USR-LUT: A High-Efficient Universal Super Resolution Accelerator with Lookup Table

USR-LUT: A High-Efficient Universal Super Resolution Acceler...

引用

2024 ieee International symposium on circuits and systems, ISCAS 2024

作者： Zhao, Xin Hu, Zhicheng Chang, Liang University of Electronic Science And Technology of China School of Information And Communication Engineering Chengdu611731 China

ISBN: (纸本)9798350330991

Super-resolution (SR) can promote medical diagnosis efficiency by enriching the details of captured images, such as gastroscopy and colonoscopy. However, the wireless capsule detector used for diagnosis is constrained by the camera's low resolution and limited computing resources, making it difficult to deploy computation- and memory access-intensive SR models. In this paper, we propose an efficient universal SR accelerator based on lookup tables, namely USR-LUT, which can support various SR algorithms. We design a LUT-based computing unit (LCU) with higher efficiency and lower area overhead. By utilizing the sparsity of deconvolution, we propose an efficient data mapping scheme that can flexibly support convolution and deconvolution with different kernel sizes, achieving a 3.24× acceleration for deconvolution. Tile-based computing is adopted to reduce memory resources and external memory access (EMA) overhead. Through experimental evaluation, compared with LUT-based SR algorithms, the USR-LUT achieves the least LUT storage entries of 82k and the smallest LUT resource overhead of 0.078MB, respectively. The USR-LUT achieves the highest area efficiency of 175.7GOPS/mm2 and throughput area ratio (TAR) of 39.9fps/mm2 under the 8-bit precision compared with the state-of-the-art works. To the best of our knowledge, this is the first work of SR accelerators adopting LUT-based computing, which is suitable for tiny mobile devices. © 2024 ieee.

关键词： Table lookup

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共479页 << < 13 14 15 16 17 18 19 20 21 22 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：