Gate sizing has been widely studied to improve power dissipation and performance characteristics in VLSI design. Recent developments allow the automatic design of static CMOS complex gates for a reduction in power dis...
详细信息
ISBN:
(纸本)9781665420082
Gate sizing has been widely studied to improve power dissipation and performance characteristics in VLSI design. Recent developments allow the automatic design of static CMOS complex gates for a reduction in power dissipation. It is possible to observe a lack of different transistor sizing in these works using minimum transistor dimension or the Logical Effort technique. In this work, we propose a methodology to adapt the Logical Effort technique for low-power applications. Results show significant improvements on up to 99.9% of the studied cases in power-performance trade-off across multiple simulation environments for a 45nm CMOS technology.
We present an application of machine learning to automated robust optimization of electronic circuit design that combines artificial neural networks and global optimization. A neural network regressor is constructed t...
详细信息
ISBN:
(纸本)9781728192017
We present an application of machine learning to automated robust optimization of electronic circuit design that combines artificial neural networks and global optimization. A neural network regressor is constructed to predict circuit operation metrics such as power, offset, delay, phase margin based on input parameters such as device size, temperature, supply voltage and current, and process corner. This regressor is then used to build an objective function for global optimization to find the optimal set of controllable parameters that optimize the objective function subject to input constraints such as device size range and output constraints such as power consumption or delay. Experimental results from tuning state-of-the-art high performance PLL circuits show that this framework is promising and can in much less time find optimized circuits that outperform circuit designs that were manually tuned by a skilled circuit designer.
This paper reveals that state-of-the-art integer approximate multipliers (AxMs) present dispensable blocks when specifically embedded within a floating-point (FP) architecture. This paper proposes and implements arith...
详细信息
ISBN:
(纸本)9781665420082
This paper reveals that state-of-the-art integer approximate multipliers (AxMs) present dispensable blocks when specifically embedded within a floating-point (FP) architecture. This paper proposes and implements arithmetic simplifications that significantly improve four state-of-the-art AxMs for FP. The results for 32-bit FP (FP-32) show that our improved 24-bit integer AxMs (i.e., specific for FP) reduce area from about 4.2x up to 12.9x in four different AxMs when compared with the original 24-bit AxM generic integer multiplier. We also perform an AxC design space exploration (DSE) of FP-32 Least Mean Squares Adaptive Filters (LMS-AF) architectures employing the four improved AxM proposals. We present quality-energy and -area DSE trade-offs in an approximate FP-32 LMS-AF kernel, in terms of Pareto fronts, showing that we can still maintain a fully functional harmonics elimination. Pareto front total energy reduction ranges from 43.4% (1.27x) to 70.3% (3.37x) w.r.t. the precise multiplier.
In the Master Academic Studies of Power, electronics and Telecommunication Engineering, at the Faculty of Technical Sciences, University of Novi Sad, Electromagnetic Interference and Electromagnetic Compatibility in E...
详细信息
The proceedings contain 50 papers. The topics discussed include: evaluating a machine learning-based approach for cache configuration;22nm CMOS pW standby power flip-flops with/without security using dynamic leakage s...
ISBN:
(纸本)9781665420082
The proceedings contain 50 papers. The topics discussed include: evaluating a machine learning-based approach for cache configuration;22nm CMOS pW standby power flip-flops with/without security using dynamic leakage suppression logic;ultra-low-power CMOS voltage reference topologies regarding technology node;on the netlist gate-level pruning for tree-based machine learning accelerators;a novel single lead to 12-lead ECG reconstruction methodology using convolutional neural networks and LSTM;hybrid comparator and window switching scheme for low-power SAR ADC;a fast approximate function generation method to ATMR architecture;and a highly compact 1W Ku-band power amplifier.
designing a coil for wireless power transfer involves considering various factors, such as geometry, quality factor, and self-resonance frequency. While there are theoretical approaches, designers face numerous challe...
详细信息
Nowadays, minimizing static power dissipation is a critical challenge in electronicsystems as technology is moving into the nanoscale regime. Semiconductor devices are greatly affected by the short-channel effects an...
详细信息
Researchers are looking into various post-silicon and post-binary logic solutions to address the problems brought on by expanding silicon transistors. Building Quaternary Logic circuits using Carbon Nanotube Field Eff...
详细信息
The Ternary logic, a Multiple-valued Logic(MVL), which is an alternative approach of the conventional Binary logic has gained the attention of VLSI designers because of its advantages of higher operating speeds, lesse...
详细信息
This paper addresses an analog-Type integrated circuit development using open-source tools and process design kit. The SkyWater 130 nanometer CMOS process was used to design an operational transconductance amplifier c...
详细信息
暂无评论