检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

4,673 篇 会议
120 篇 期刊文献

馆藏范围

4,793 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

2,270 篇 工学
- 1,505 篇 电气工程
- 986 篇 电子科学与技术（可...
- 767 篇 计算机科学与技术...
- 334 篇 软件工程
- 255 篇 信息与通信工程
- 179 篇 控制科学与工程
- 129 篇 仪器科学与技术
- 107 篇 材料科学与工程（可...
- 80 篇 机械工程
- 47 篇 动力工程及工程热...
- 41 篇 生物医学工程（可授...
- 30 篇 光学工程
- 21 篇 化学工程与技术
- 13 篇 冶金工程
- 12 篇 土木工程
- 12 篇 生物工程
- 12 篇 安全科学与工程
- 10 篇 力学（可授工学、理...
486 篇 理学
- 246 篇 物理学
- 225 篇 数学
- 44 篇 系统科学
- 43 篇 统计学（可授理学、...
- 23 篇 化学
- 23 篇 生物学
94 篇 管理学
- 91 篇 管理科学与工程(可...
- 33 篇 工商管理
32 篇 医学
- 31 篇 临床医学
- 11 篇 基础医学(可授医学...
16 篇 经济学
- 16 篇 应用经济学
14 篇 法学
- 11 篇 社会学
6 篇 军事学
4 篇 教育学
1 篇 农学

主题

269 篇 voltage
263 篇 algorithm design...
230 篇 hardware
217 篇 electronic mail
212 篇 frequency
212 篇 circuits
207 篇 circuit simulati...
207 篇 very large scale...
185 篇 energy consumpti...
180 篇 clocks
178 篇 cmos technology
172 篇 switches
168 篇 circuit testing
151 篇 costs
149 篇 electronic circu...
148 篇 design engineeri...
144 篇 computer archite...
141 篇 bandwidth
131 篇 cmos integrated ...
129 篇 design methodolo...

机构

126 篇 school of electr...
57 篇 electronic circu...
43 篇 department of el...
37 篇 electronic circu...
23 篇 department of el...
22 篇 faculty of infor...
19 篇 department of el...
18 篇 group of electro...
16 篇 department of el...
15 篇 school of electr...
14 篇 department of el...
13 篇 department of el...
13 篇 department of el...
13 篇 department of el...
12 篇 department of el...
12 篇 institute of mic...
12 篇 department of el...
12 篇 graduate program...
11 篇 department of el...
10 篇 klipsch school o...

作者

88 篇 k. halonen
43 篇 s. celma
35 篇 s.c. chan
28 篇 b. calvo
27 篇 c. toumazou
22 篇 a. paasio
22 篇 b.j. falkowski
20 篇 e. alarcon
19 篇 n. medrano
19 篇 h. tenhunen
18 篇 chiu-sing choy
18 篇 s. lindfors
16 篇 c. azcona
16 篇 drechsler rolf
15 篇 pantelis georgio...
15 篇 chip-hong chang
14 篇 a. poveda
14 篇 i. kale
14 篇 f. guinjoan
14 篇 asada kunihiro

语言

4,688 篇 英文
69 篇 中文
35 篇 其他
1 篇 葡萄牙文

检索条件"任意字段=IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems"

共 4793 条记录，以下是211-220 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Calibration of Logical Effort Transistor Sizing for On-the-Fly Low-Power Supergate design 13

Calibration of Logical Effort Transistor Sizing for On-the-F...

引用

13th Latin America symposium on circuits and System (LASCAS)

作者： Kessler, Henrique Bohlke, Murilo da Rosa Jr, Leomar S. Porto, Marcelo Camargo, Vinicius V. Fed Univ Pelotas UFPel Postgrad Program Comp PPGC Pelotas RS Brazil Fed Univ Pelotas UFPel Ctr Technol Dev CDTec Pelotas RS Brazil

ISBN: (纸本)9781665420082

Gate sizing has been widely studied to improve power dissipation and performance characteristics in VLSI design. Recent developments allow the automatic design of static CMOS complex gates for a reduction in power dissipation. It is possible to observe a lack of different transistor sizing in these works using minimum transistor dimension or the Logical Effort technique. In this work, we propose a methodology to adapt the Logical Effort technique for low-power applications. Results show significant improvements on up to 99.9% of the studied cases in power-performance trade-off across multiple simulation environments for a 45nm CMOS technology.

关键词： Cell design automation static CMOS complex gate gate sizing transistor network

来源：评论

学校读者我要写书评

暂无评论

DeepTune: robust global optimization of electronic circuit design via neuro-symbolic optimization 53

DeepTune: robust global optimization of electronic circuit d...

引用

ieee International symposium on circuits and systems (ieee ISCAS)

作者： Wu, Chai Wah Wu, Ann Chen Strom, James IBM TJ Watson Res Ctr Yorktown Hts NY 10598 USA IBM Syst Grp Poughkeepsie NY 12601 USA IBM Syst Grp Rochester MN 55901 USA

ISBN: (纸本)9781728192017

We present an application of machine learning to automated robust optimization of electronic circuit design that combines artificial neural networks and global optimization. A neural network regressor is constructed to predict circuit operation metrics such as power, offset, delay, phase margin based on input parameters such as device size, temperature, supply voltage and current, and process corner. This regressor is then used to build an objective function for global optimization to find the optimal set of controllable parameters that optimize the objective function subject to input constraints such as device size range and output constraints such as power consumption or delay. Experimental results from tuning state-of-the-art high performance PLL circuits show that this framework is promising and can in much less time find optimized circuits that outperform circuit designs that were manually tuned by a skilled circuit designer.

关键词： neural networks machine intelligence solid state circuit design analog integrated circuits design automation

来源：评论

学校读者我要写书评

暂无评论

Improved Approximate Multipliers for Single-Precision Floating-Point Hardware design 13

Improved Approximate Multipliers for Single-Precision Floati...

引用

13th Latin America symposium on circuits and System (LASCAS)

作者： da Costa, Patricia Pereira, Pedro T. L. Abreu, Brunno A. Paim, Guilherme da Costa, Eduardo Bampi, Sergio Fed Univ Rio Grande do Sul UFRGS Grad Program Microelect PGMicro Porto Alegre RS Brazil Catholic Univ Pelotas UCPel Grad Program Elect Engn & Comp Pelotas RS Brazil

ISBN: (纸本)9781665420082

This paper reveals that state-of-the-art integer approximate multipliers (AxMs) present dispensable blocks when specifically embedded within a floating-point (FP) architecture. This paper proposes and implements arithmetic simplifications that significantly improve four state-of-the-art AxMs for FP. The results for 32-bit FP (FP-32) show that our improved 24-bit integer AxMs (i.e., specific for FP) reduce area from about 4.2x up to 12.9x in four different AxMs when compared with the original 24-bit AxM generic integer multiplier. We also perform an AxC design space exploration (DSE) of FP-32 Least Mean Squares Adaptive Filters (LMS-AF) architectures employing the four improved AxM proposals. We present quality-energy and -area DSE trade-offs in an approximate FP-32 LMS-AF kernel, in terms of Pareto fronts, showing that we can still maintain a fully functional harmonics elimination. Pareto front total energy reduction ranges from 43.4% (1.27x) to 70.3% (3.37x) w.r.t. the precise multiplier.

关键词： Approximate Multipliers Floating-Point LMS

来源：评论

学校读者我要写书评

暂无评论

EMI and EMC in electronics Course at the FTS, University of Novi Sad 22

EMI and EMC in Electronics Course at the FTS, University of ...

引用

22nd International symposium on Power electronics, Ee 2023

作者： Damnjanovic, Mirjana Babkovic, Kalman Kisic, Milica University of Novi Sad Electronic and Telecommunication Engineering Faculty of Technical Sciences Dept. of Power Novi Sad Serbia

ISBN: (纸本)9798350343175

In the Master Academic Studies of Power, electronics and Telecommunication Engineering, at the Faculty of Technical Sciences, University of Novi Sad, Electromagnetic Interference and Electromagnetic Compatibility in electronics is a subject students can choose. Within this course, students gain theoretical and practical knowledge in this field. The most economical way of reducing electromagnetic interference (EMI) is to use appropriate methods during the system design phase. In this course the students learn to design electronic circuits and systems immune to EMI, to implement, test, and apply EMI protection components (such as ferrite EMI suppressors, varistors, etc.), to design good PCB layouts, and use proper grounding and shielding to meet EMC standards (electromagnetic compatibility standards). In this paper, the structure of the course is presented. Additionally, a few examples are shown of the simulation tasks and laboratory exercises, giving an insight into the laboratory equipment used for the course. © 2023 ieee.

关键词： Signal interference

来源：评论

学校读者我要写书评

暂无评论

2022 ieee 13th Latin American symposium on circuits and systems, LASCAS 2022

2022 IEEE 13th Latin American Symposium on Circuits and Syst...

引用

13th ieee Latin American symposium on circuits and systems, LASCAS 2022

ISBN: (纸本)9781665420082

The proceedings contain 50 papers. The topics discussed include: evaluating a machine learning-based approach for cache configuration;22nm CMOS pW standby power flip-flops with/without security using dynamic leakage suppression logic;ultra-low-power CMOS voltage reference topologies regarding technology node;on the netlist gate-level pruning for tree-based machine learning accelerators;a novel single lead to 12-lead ECG reconstruction methodology using convolutional neural networks and LSTM;hybrid comparator and window switching scheme for low-power SAR ADC;a fast approximate function generation method to ATMR architecture;and a highly compact 1W Ku-band power amplifier.

关键词：

来源：评论

学校读者我要写书评

暂无评论

A Planar Coil design Using Deep Learning 66

A Planar Coil Design Using Deep Learning

引用

2023 ieee 66th International Midwest symposium on circuits and systems, MWSCAS 2023

作者： Nezaratizadeh, Ali Mahmud, Sultan Khalifa, Adam University of Florida Electrical and Computer Engineering Department GainesvilleFL United States

ISBN: (纸本)9798350302103

designing a coil for wireless power transfer involves considering various factors, such as geometry, quality factor, and self-resonance frequency. While there are theoretical approaches, designers face numerous challenges due to the interdependence and trade-offs among these factors. Additionally, the electromagnetic simulation of coils is a time-consuming process, particularly when dealing with intricate details. In this paper, we present an algorithm that addresses these challenges by generating coil images corresponding to desired properties, as represented by the S11(reflection coefficient), which encompasses coil self-resonance frequency (SRF), impedances, and quality factors. The proposed algorithm has two deep learning networks for creating electromagnetic coil structures from electronic circuit S11diagrams. The first network is a conditional Deep Convolutional Generative Adversarial Network (cDCGAN) that uses coil images and their corresponding S11diagrams as its dataset. This network can generate an image of the coil structure from an input S11diagram. The second network reconstructs S11diagrams for the first network based on the optimized coil model S11result. The dataset of the second network is composed of the labels of the first network (coil S11diagrams). Upon completion of the training process, the deep learning network generates a novel coil image based on the input S-parameter diagram, which is tailored to fulfill the desired coil properties. © 2023 ieee.

关键词： cDCGAN Coil Deep Learning Wireless Power Transfer

来源：评论

学校读者我要写书评

暂无评论

Innovative Circuit Level Methodology for FinFET based Low-Power 6T SRAM Cell design 28

Innovative Circuit Level Methodology for FinFET based Low-Po...

引用

28th International symposium on VLSI design and Test, VDAT 2024

作者： Gupta, Vishal Sribhuvaneshwari, H. Das, Tanmaya Kumar Khandelwal, Saurabh Akashe, Shyam Vellore Institute of Technology School of Electronics Engineering Tamil Nadu Vellore India Sri Shakthi Institute of Engineering and Technology Dept. of Electronics and Communication Engineering Tamil Nadu Coimbatore India Oxford Brookes University School of Ecm Oxford United Kingdom Itm University Dept. of Electronics & Communication Engineering Madhya Pradesh Gwalior India

ISBN: (纸本)9798350380101

Nowadays, minimizing static power dissipation is a critical challenge in electronic systems as technology is moving into the nanoscale regime. Semiconductor devices are greatly affected by the short-channel effects and other process and parametric variations. A novel and comprehensive circuit-level technique is needed to maintain a sufficient manufacturing yield while balancing area, robustness, and power. A substitute for bulk devices in static random-access memory (SRAM) design is the FinFET (fin-field effect transistor) device-based design. Based on the literature, multiple techniques have been explored in previous years to reduce static power dissipation. Still, they have only successfully reduced a small percentage of static power. In this work, we developed a hybrid approach for designing six transistors (6T)-based SRAM cell using FinFET technology. The projected approach significantly reduces the amount of leakage current and leakage power in standby mode without any additional area cost. We achieved reductions of 26% and 32% approx., respectively, in the analysis of leakage current and static power dissipation as compared to the ordinary 6T SRAM design based on the FinFET technology. The simulation is performed in the cadence virtuoso environment at a 45 nm technology node. Since the FinFET device lowers static power dissipation by minimizing short-channel effects, it is a desirable semiconductor technology for designing nanoscale memory circuits in the future. © 2024 ieee.

关键词： FinFET

来源：评论

学校读者我要写书评

暂无评论

A Novel 2:1 Multiplexer Based Quaternary Full Adder 8

A Novel 2:1 Multiplexer Based Quaternary Full Adder

引用

8th ieee International symposium on Smart electronic systems, iSES 2022

作者： Musala, Sarada Vasavi, P. Durga Spandana, B. Srinivasulu, Avireni Ravariu, Cristian Vignan's Foundation for Science Technology and Research Electronics and Communication Engineering A.P. Vadlamudi522213 India Mohanbabu University Electronics and Communication Engineering A.P. Tirupathi India Department of Electronic Devices Circuits and Architectures Polytechnic University of Bucharest UPB Romania

ISBN: (纸本)9798350399226

Researchers are looking into various post-silicon and post-binary logic solutions to address the problems brought on by expanding silicon transistors. Building Quaternary Logic circuits using Carbon Nanotube Field Effect Transistors (CNTFETs) is one such solution. Since they can be utilized to achieve a range of threshold voltages by altering their physical dimensions, CNTFETs are an excellent choice for Quaternary logic circuit implementation. This work introduces a brand-new 2:1 Multiplexer-based Quaternary Full Adder. The Quaternary Full Adder in this design is built with a 2:1 multiplexer-based design approach. Therefore, compared to conventional designs, fewer transistors are needed. Comparing suggested Full Adder modules to current one's reveals that the 2:1 multiplexer-based method leads in lower power usage. A variety of operating situations, including power, delay, and power delay product, have been made the transition by these proposed devices. © 2022 ieee.

关键词： Carbon nanotube field effect transistors

来源：评论

学校读者我要写书评

暂无评论

design of CNTFET based Ternary Subtractor using Unary Operators 8

Design of CNTFET based Ternary Subtractor using Unary Operat...

引用

8th ieee International symposium on Smart electronic systems, iSES 2022

作者： Musala, Sarada Valluri, Aswini Gurubrahmam, P. Meghana, G. Yashoda, N. Dept. of ECE Vignan's Foundation for Science Technology and Research Deemed to Be University Vadlamudi522213 India

ISBN: (纸本)9798350399226

The Ternary logic, a Multiple-valued Logic(MVL), which is an alternative approach of the conventional Binary logic has gained the attention of VLSI designers because of its advantages of higher operating speeds, lesser chip area and reduced interconnects. The principal aim of Multi-threshold design can be achieved by using of Carbon Nanotube Field Effect Transistors (CNTFETs) by incorporating the scalable threshold voltages of it. The article proposes a CNTFET deployed Ternary Half Subtractor and Full Subtractor with improved Energy consumption. The paper also uses Unary operators for improving its performance. Simulations are done in CNTFET 32nm technology at 900mv for realizing the performance metric of the circuits in the terms of Energy consumption. © 2022 ieee.

关键词： Carbon nanotube field effect transistors

来源：评论

学校读者我要写书评

暂无评论

Development of a Baseband Amplifier for a 130 nm CMOS process using open-source design flow 6

Development of a Baseband Amplifier for a 130 nm CMOS proces...

引用

6th International symposium on Instrumentation systems, circuits and Transducers, INSCIT 2022

作者： Oliveira, Wisla M. M. Brito-Filho, Francisco A. Engineering and Technology Department Mossoro Brazil

ISBN: (数字)9781665471688

ISBN: (纸本)9781665471688

This paper addresses an analog-Type integrated circuit development using open-source tools and process design kit. The SkyWater 130 nanometer CMOS process was used to design an operational transconductance amplifier current-mirror as a core of an AC-coupled Amplifier. So, AC-coupled amplifier applications were discussed, as well as an overview of the analog integrated circuit design flow and the open-source EDA tools used in each step. Simulations and results are presented and compared with other works in the state of the art. The performance of open-source tools and open-source process design kit are properly assessed. © 2022 ieee.

关键词： Operational amplifiers

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共480页 << < 18 19 20 21 22 23 24 25 26 27 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：