The authors introduce a novel approach to 'robustizing' microwave circuit optimization using Huber functions, both two-sided and one-sided. They compare Huber optimization with l/sub 1/, l/sub 2/, and minimax ...
详细信息
The authors introduce a novel approach to 'robustizing' microwave circuit optimization using Huber functions, both two-sided and one-sided. They compare Huber optimization with l/sub 1/, l/sub 2/, and minimax methods in the presence of faults, large and small measurement errors, bad starting points, and statistical uncertainties. They demonstrate FET statistical modeling, multiplexer optimization, analog fault location, and data fitting. They extend the Huber concept by introducing a 'one-sided' Huber function for large-scale optimization. For large-scale problems, the designer often attempts, by intuition, a preliminary optimization by selecting a small number of dominant variables. It is demonstrated, through multiplexer optimization, that the one-sided Huber function can be more effective and efficient than minimax in overcoming a bad starting point.< >
A high-speed VLSI interconnection is modeled by using a generic distributed-RLC tree. Through a detailed analysis of the distributed-RLC tree a two-pole approximation system is established. Relating the solution of th...
详细信息
A high-speed VLSI interconnection is modeled by using a generic distributed-RLC tree. Through a detailed analysis of the distributed-RLC tree a two-pole approximation system is established. Relating the solution of the two-pole approximation to the interconnection geometric parameters, a VLSI performance-driven layout problem is formulated which reveals the interplay between the interconnection performance and its geometrical parameters.< >
A risk index factor has been developed at the NASA Johnson Space Center in order to quantify the risk associated with individual software components in programs developed for space flight applications. Risk can be def...
详细信息
A risk index factor has been developed at the NASA Johnson Space Center in order to quantify the risk associated with individual software components in programs developed for space flight applications. Risk can be defined as the combination of the likelihood of a failure occurrence with the consequence of that occurrence. The risk index attempts to quantify this product, utilizing the results from software complexity analysis, the evaluation of test coverage, and a failure modes and effects analysis. This report presents an overview of the development of the risk index factor as well as the methodology used in performing the support analyses. Results from the data collected for two dissimilar space flight projects are also presented.
We present the design of an application-specific coprocessor for algorithms that can be modeled as uniform recurrences or "uniformized" affine recurrences. The coprocessor has a regular array of processors c...
详细信息
We present the design of an application-specific coprocessor for algorithms that can be modeled as uniform recurrences or "uniformized" affine recurrences. The coprocessor has a regular array of processors connected to an access-unit for intermediate storage of data. The distinguishing feature of our approach is that we assume the coprocessor to be interfaced to a standard, slow (single-ported) memory with low bandwidth. Hence, good performance is achieved by effectively exploiting data locality in the applications by the compiler, and the final architecture is chosen by a tradeoff analysis driven by the mapping process. Preliminary results indicate that the coprocessor has significantly lower clock rates or higher performance than that of existing RISC processors and is cost-effective for executing loop computations.< >
A chip based on a scalable parallel systolic VLSI architecture has been designed for executing the compute-bound algorithmic primitives used by search and learning algorithms in neural networks and low level signal pr...
详细信息
A chip based on a scalable parallel systolic VLSI architecture has been designed for executing the compute-bound algorithmic primitives used by search and learning algorithms in neural networks and low level signal processing. The signal processor executes the algorithmic primitives and shared by all neural nets. The throughput is 800 million connection/s (1C = 16 bit) at 50 MHz. The chip contains 610 K transistors at 187 mm/sup 2/ in a 1.0-/spl mu/m CMOS technology. The I/O bandwidth for the weights is 3.2 Gbit/s and total data bandwidth is 10.9 Gbit/s. The processor is also useful for low-level signal preprocessing.< >
To achieve real-time performance in signal processing applications that require the adaptive estimation of higher order statistics, it is necessary to (a) design new time-recursive algorithms and (b) introduce paralle...
详细信息
To achieve real-time performance in signal processing applications that require the adaptive estimation of higher order statistics, it is necessary to (a) design new time-recursive algorithms and (b) introduce parallel processing and pipelining. Time-recursive estimation methods of the computation of the higher order moments from the incoming sampled data are presented. The fixed size sliding window estimation algorithm is mapped onto an optimal linear array. The array provides estimates of all the moments up to the fourth order in time- and order-recursive fashion, achieves minimum latency and is suitable for VLSI implementation. A systematic synthesis methodology facilitates the construction of the optimal locally recursive algorithm and the design of the architecture.< >
Since its successful launch in February of 1992, the Japan Earth Resources Satellite-1 (JERS-1) has been sending back high resolution images of the Earth for various studies, including the investigation of Earth resou...
详细信息
Since its successful launch in February of 1992, the Japan Earth Resources Satellite-1 (JERS-1) has been sending back high resolution images of the Earth for various studies, including the investigation of Earth resources, the preservation of environments and the observation of coastal lines. Currently, received images are processed using the Earth Resources Satellite data Information System (ERSDIS). The ERSDIS is a high speed image processing system utilizing an extended cellular array processor as its main processing module. The extended cellular array processor (CAP), consisting of 4096 processing elements configured into a two-dimensional array, is designed to have many parallel processing optimizing capabilities targetting large-scale image processing at a high speed. This paper describes the structure of the ERSDIS and the details of the CAP design.< >
It is noted that advances in massively parallel, large-memory computers and cooperative processing networks allow researchers to execute large-scale codes that generate massive amounts of data. Recent developments in ...
详细信息
ISBN:
(纸本)0818621559
It is noted that advances in massively parallel, large-memory computers and cooperative processing networks allow researchers to execute large-scale codes that generate massive amounts of data. Recent developments in high-speed networks allow large amounts of data to be transferred through a HiPPI (High Performance Parallel Interface) network in reasonable time frames. To support this high-performance computing environment, data storage, and data conversion capabilities must be provided to allow the massive amounts of data generated to be stored in a timely and reliable manner and to allow them to be retrieved easily for analysis and display.
Underwater acoustic transients from man-made structures and biologics are very rich in structure and detail, very diverse in terms of duration, highly nonstationary, and often mixed with multipath. Orincon has an ongo...
详细信息
It is proposed that existing neurobiological data on the properties of single nerve cells and of the systems formed by them will allow, when reproduced in models, a new paradigm of the functioning of neuronal nets, ba...
详细信息
暂无评论