This paper presents a functional model based on a hierarchical architecture template meeting with software defined radio system requirements (SDR systems). The concepts and mechanisms required to design future reconfi...
详细信息
This paper presents a functional model based on a hierarchical architecture template meeting with software defined radio system requirements (SDR systems). The concepts and mechanisms required to design future reconfigurable system architectures are addressed in the paper. The definition of the new features requested in such architectures is based on a functional analysis of a multi-standards transmitter (i.e. UMTS/FDD uplink, GSM uplink, and 802.11g OFDM mode). Taking into account this application analysis we propose a hierarchical modeling based on a double path. In addition to a classical data path for processing, a configuration management path has been integrated. This model aims at helping the design and management of a heterogeneous dynamically reconfigurable hardware architecture for SDR terminals.
The decoder of a minimum mean-square-error predictive transform (PT) coder is found to be the key to a simple and optimum unification and transformation enhancement of well-established techniques in linear and nonline...
详细信息
The decoder of a minimum mean-square-error predictive transform (PT) coder is found to be the key to a simple and optimum unification and transformation enhancement of well-established techniques in linear and nonlinear signal modeling, coding, estimation, and control. The fundamental property of the PT decoder that makes this possible is that the PT decoder is a whitening model of the signal that one wishes to model, encode, estimate, and/or control. In addition, the PT decoder is capable of exactly identifying a large class of linear and nonlinear whitening signal sources. Hence, this whitening signal modeling property of the PT decoder allows its integration with well-known signal-processing techniques such as Kalman estimation and linear quadratic Gaussian (LQG) control. An added bonus of this integration is the appearance of a transformation mechanism that leads to significant simplifications of the Kalman estimator as well as the LQG controller. The transformation-enhanced Kalman estimator is illustrated with monochrome images embedded in additive white noise and is found to produce a design and implementation complexity that is simpler than that of a classical Kalman estimator - without transformation - by a factor that approaches four in the smoothing case.
The organization and functional design of a parallel radix-4 fast Fourier transform (FFT) computer for real-time signalprocessing of wide-band signals is introduced. Several machine oriented FFT algorithms obtained b...
详细信息
This article discusses the design and implementation of web portals Indonesia United as the exchange of information on the conservation of flora and fauna Indonesia by implementing the concept of crowdsourcing. The en...
详细信息
Global Positioning System (GPS) jammers add excessive noise to the received low power GPS signals and have capability to either weaken or completely destroy the positioning performance of GPS receivers for both civili...
详细信息
ISBN:
(纸本)9781509020423
Global Positioning System (GPS) jammers add excessive noise to the received low power GPS signals and have capability to either weaken or completely destroy the positioning performance of GPS receivers for both civilian and military users. Researchers are actively working to develop GPS receiver systems resistant to interference sources. Our aim is to develop a system based on spatial filtering of jamming signals through the use of an active antenna array which is capable to control its radiation pattern by utilizing signalprocessing techniques. Array radiation pattern is controlled to maximize gain in satellite directions and to create null regions toward jammers. Adaptive beamforming methods provide necessary weighting coefficients to form desired radiation patterns using received data. In this paper, design, production and tests of an active antenna array is presented with implementation of adaptive beamforming algorithms using commercially available development boards.
This paper presents possible optimization to reduce the energy budget for systems-on-chip (SoC) designs that will be used in next generation multimedia systems. Since future multimedia systems will include the process...
详细信息
This paper presents possible optimization to reduce the energy budget for systems-on-chip (SoC) designs that will be used in next generation multimedia systems. Since future multimedia systems will include the processor core(s), the entire memory system, system buses, I/O controllers, system clocking and control and, in wireless applications, RF components, all on one chip, lowering power dissipation in next generation multimedia chips presents a number of design challenges. Possible strategies for managing the power budget in future multimedia SoCs are presented. Reducing the power consumption of the memory system, system control, and system buses are a particular focus.
The proceedings contain 6 papers. The topics discussed include: a distributed camera library design for telepresence;an actor-based distribution model for real time interactive systems;***: architecture of a polyfill ...
ISBN:
(纸本)9781479931361
The proceedings contain 6 papers. The topics discussed include: a distributed camera library design for telepresence;an actor-based distribution model for real time interactive systems;***: architecture of a polyfill implementation of XML3D;OpenFlipper - a highly modular framework for processing and visualization of complex geometric models;DRiVE: an example of distributed rendering in virtual environments;and ARML 2.0 in the context of existing AR data formats.
This paper presents a novel high-speed maximum a posteriori (MAP) decoder architecture with optimized memory size and power consumption. Area and power consumption are both reduced significantly, compared to the state...
详细信息
This paper presents a novel high-speed maximum a posteriori (MAP) decoder architecture with optimized memory size and power consumption. Area and power consumption are both reduced significantly, compared to the state-of-the-art. The architecture is also capable of decoding recursive systematic convolutional codes which are the constituent codes of the revolutionary turbo-codes and related concatenation schemes. The architecture is highly scalable with respect to throughput, expanding its applicability over a wide range of throughput requirements (300 Mbit/s-45 Gbit/s and above).
This paper describes a smart camera system under development at Princeton University. This smart camera is designed for use in a smart room in which the camera detects the presence of a person in its visual field and ...
详细信息
This paper describes a smart camera system under development at Princeton University. This smart camera is designed for use in a smart room in which the camera detects the presence of a person in its visual field and determines when various gestures are made by the person. As a first step toward a VLSI implementation, we use Trimedia processors hosted by a PC. This paper describes the relationship between the algorithms used for human activity detection and the architectures required to perform these tasks in real time.
This paper considers the problem of designing the topology of a clock distribution network for a synchronous digital signal processor so as to satisfy a non-zero clock skew schedule. A methodology and related algorith...
详细信息
This paper considers the problem of designing the topology of a clock distribution network for a synchronous digital signal processor so as to satisfy a non-zero clock skew schedule. A methodology and related algorithms for synthesizing the topology of the clock distribution network from a clock schedule derived from circuit timing information are presented. A new formulation of the problem of designing the clock distribution network is given as an efficiently solvable integer linear programming (ILP) problem. The proposed approach is demonstrated on the suite of ISCAS'89 benchmark circuits. Up to a 64% performance improvement is attained on these circuits by exploiting non-zero clock skew throughout the synchronous system. Clock tree topologies that implement the non-zero clock skew schedule based on the synthesis algorithms presented in this paper are described for each of the benchmark circuits.
暂无评论