Electromyography is a method for recording electrical activities of the muscle for different clinical and nonclinical tasks. For extracting more information, integrated electromyography is commonly used than the raw e...
详细信息
Semiconductor Optical Amplifiers (SOA) are key components in the present day all optical networks. They are used as wavelength converters, optical logic gates, bit comparators and many other all-optical digital signal...
详细信息
ISBN:
(纸本)9781424417278
Semiconductor Optical Amplifiers (SOA) are key components in the present day all optical networks. They are used as wavelength converters, optical logic gates, bit comparators and many other all-optical digital signalprocessing applications. To design the systems, fast and efficient models need be developed considering the basic physics of the SOA. In the present paper, we describe two models that are useful in explaining the high frequency and transient behaviour of SOAs. In the first one, developed by us, the rate equations for photons and carriers in a TW-SOA are suitably tailored so that physical quantities can be replaced by circuit elements like resistors and capacitors and current sources. The equivalent circuit can then be analysed by SPICE simulation. Parasitic elements can easily be included in the model. Satisfactory agreement with available experimental data and results with rigorous transfer matrix method has been obtained. The second model, the reservoir model, developed by, Mathlouthi et al based on wideband steady state Connelly model, is useful for predicting the transient and high frequency behavior of SOA-based gates. In our work the reservoir model has been applied to explain the cross gain modulation and gain transient effects for single and WDM signals. It works quite fast to describe the behaviour of long cascades of SOAs. The simulated results agree closely with the experimental results for 1 Gb/s bit stream applied to single and cascaded SOAs and also in WDM systems.
Multimedia Home Platform (MHP) is a standard to enable versatile applications of a DVB program. In this paper, we design and implement a simplified MHP video and graphics subsystem. The Xilinx ML310 is chosen as the h...
详细信息
ISBN:
(纸本)9780769527451
Multimedia Home Platform (MHP) is a standard to enable versatile applications of a DVB program. In this paper, we design and implement a simplified MHP video and graphics subsystem. The Xilinx ML310 is chosen as the hardware platform to implement our design. The execution environment consists of an embedded Linux, a frame-buffer based X server, and a Java ME Personal Basis Profile,(J2ME PBP) run-time. To implement the MHP video functionality, we incorporate the FFmpeg libraries and the JavaTV JMF Lite to provide the demultiplexing and rendering operations of an MPEG-2 video. In addition, our major efforts are put on the video and graphics integration. The J2ME PBP reference software is heavily modified to optimally compose the video objects and the AWT graphics components in an MHP-compliant way. The application examples show that our proposed system is able to provide the AWT graphics and the JMF video presentation services, including normal presentation, arbitrary clipping scaling and positioning of an MPEG-2 video.
We present the first implementation of a distributed beam-forming algorithm for interference mitigation on an SDR baseband processor. Co-channel interference (CCI) is becoming a major source of impairments in wireless...
详细信息
We present the first implementation of a distributed beam-forming algorithm for interference mitigation on an SDR baseband processor. Co-channel interference (CCI) is becoming a major source of impairments in wireless communications and distributed beamforming is a promising technique to mitigate its negative impact. However, such schemes are challenging to implement in practical scenarios due to their complexity and synchronization requirements. In this paper, we report on implementation of a suboptimal, yet efficient, beamforming scheme for CCI mitigation and present the complexity modeling and algorithm transformations for achieving numerically stability. We also present the fixed-point quantization and the proper mapping on a parallel programmable baseband architecture aimed for software-defined radio (SDR). We optimize this algorithm for a coarse grained reconfigurable array (CGRA) processor and evaluate it in the context of the LTE standard.
In this paper, a novel dynamic frequency based SIMD linear array processor (DFLAP) for image processing applications is proposed. The operating clock frequency of the processor is varied dynamically between 400 MHz an...
详细信息
ISBN:
(纸本)0780332598
In this paper, a novel dynamic frequency based SIMD linear array processor (DFLAP) for image processing applications is proposed. The operating clock frequency of the processor is varied dynamically between 400 MHz and 50 MHz based on the operation performed in order to enhance the processor throughput. An efficient implementation for the dynamic clocking unit (DCU) which enables dynamic switching of clock frequencies is presented. Each processing element in the linear array contains an 8-bit arithmetic/logic unit, an 8×8 single-cycle multiplier, a shifter, a bidirectional neighbor communication unit, a 32×8 dual port SRAM, and a DCU. The architecture was designed and implemented using CADENCE design tools. Several low-level image processing tasks have been mapped onto the architecture to demonstrate the effectiveness of the dynamic frequency based architecture.
The paper describes an approach towards design of an experimental educational repository. The focus is on facilitating education, combining different learning style theories with technology preferences, and evaluating...
详细信息
ISBN:
(纸本)9531840547
The paper describes an approach towards design of an experimental educational repository. The focus is on facilitating education, combining different learning style theories with technology preferences, and evaluating contribution of multimedia and Web technologies. The initial survey on learning style preferences towards using different technologies during the learning process showed significant dependence. A model of supporting different phases of learning cycles in relation to used technologies is proposed. The model serves as the basis for designing the architecture of an educational repository. Furthermore, the paper describes the implementation of this architecture on the ERIS (Educational Repository for Intelligent systems) system. Some formal ways of educational repository design are also noted, as well as the possibilities for further research of ERIS.
This paper presents a system-level reuse methodology for data-dominated applications. A formalism is developed that structures the algorithmic specification in parts combining arithmetic and low-level control construc...
详细信息
This paper presents a system-level reuse methodology for data-dominated applications. A formalism is developed that structures the algorithmic specification in parts combining arithmetic and low-level control constructs that can be reused at the structural VHDL level without change and parts that combine the costly data-access-related constructs which are kept at higher levels in the code hierarchy. In this way, they retain the essential part of the design exploration freedom such that a global system-level data transfer and storage exploration phase can still be applied. The important power and area savings resulting from our approach compared to a traditional approach with fully predefined reusable blocks, are illustrated on examples of the video and modem world.
Modern Cyber-Physical systems (CPS) already integrate multiple functions and this trend is expected to grow in the near future for economic reasons. Mixed-Criticality Cyber-Physical systems (MC-CPS) impose the challen...
详细信息
Exploring different communication architectures and timing behaviors is a key step in modern system design flows. This paper describes a behavioral description model (BDM) that allows design space exploration of DSP a...
详细信息
Exploring different communication architectures and timing behaviors is a key step in modern system design flows. This paper describes a behavioral description model (BDM) that allows design space exploration of DSP applications at different abstraction levels. The proposed approach consists in embedding a sequential function into a BDM object that includes a set of I/O and control processes. Communication architectures and timing behaviors (I/O scheduling, I/O parallelism...) can be varied and easily explored by adding I/O and control code into the dedicated concurrent processes while keeping the functionality description unchanged throughout the refinement steps. Although the proposed approach leads to slower simulations when compared to a rewrite of the specification for the desired I/O scheme, it allows much faster exploration because models do not have to be rewritten for every I/O scheme to be explored
In this paper, we argue the need for integrating the teaching of DSP algorithms with their implementation. We view this as the next step in the road of DSP education, naturally following the current trends from all al...
详细信息
In this paper, we argue the need for integrating the teaching of DSP algorithms with their implementation. We view this as the next step in the road of DSP education, naturally following the current trends from all algorithmic theory in the 19 70's to the increasing (but still limited) incorporation of implementation techniques. On the other hand, we also see the increasing availability of implementation texts ranging from computer arithmetic to embedded real-time systems. These texts have a limited algorithmic component. We believe that we should teach DSP algorithms and their implementations together in one unified course (or sequence of courses). It might be most logical to incorporate this material at the junior year.
暂无评论