This paper presents the use of backstepping controller in order to construct an active suspension for a quarter car model with observer design. The implementation of backstepping controller is presented in non-linear ...
详细信息
ISBN:
(纸本)9781424441518
This paper presents the use of backstepping controller in order to construct an active suspension for a quarter car model with observer design. The implementation of backstepping controller is presented in non-linear quarter car model for active suspension system. The movement of the rotational motion of arm has been taking into consideration for this system which has been neglected by the linear system. Backstepping control is a recursive control procedure which breaks a design problem for the full system into a sequence of a design problem for lower order systems Ill. The performance of the proposed controller will be compared with the linear quadratic regulator controller to help validate the result.
In recent years neuromorphic computing has achieved a lot of success due to its ability to process data intensive applications much faster and using less power compared to traditional computer architectures. Recurrent...
详细信息
ISBN:
(纸本)9781728180588
In recent years neuromorphic computing has achieved a lot of success due to its ability to process data intensive applications much faster and using less power compared to traditional computer architectures. Recurrent neural network, a type of artificial neural network has deemed to be more efficient in emulating biological neurons. The complexity in training recurrent neural networks is simplified in reservoir computing by training only the readout stage. This work describes an analog circuit implementation of a delay-based reservoir computing system. It is implemented using a Mackey-Glass nonlinearity function, a voltage to current converter, an analog to spike signal converter, a delay line and a spike to analog signal converter for adding feedback. The outputs from the system can be read from the delay line where the weights can be calibrated based on the required application. The design was implemented using TSMC 180nm technology with a maximum supply voltage of 1.8V for the neurons. This design is unique since the delayed feedback network used has persistent memory for data processing and uses analog signals directly without the need for analog-to-digital converters which makes it area and power efficient. The number of neurons in the delay line can be increased or decreased depending on the application allowing user flexibility. The nonlinearity function does not use any external supply and draws in power from incoming analog signals and the total power consumed by the system is 4.6mW.
The paper is conceited with design of the robust adaptive algorithm with disturbance compensation under parametric uncertainties and external disturbances. The designed control algorithm provides compensation of distu...
详细信息
The paper is conceited with design of the robust adaptive algorithm with disturbance compensation under parametric uncertainties and external disturbances. The designed control algorithm provides compensation of disturbances and tracking of reference signal with high accuracy in a finite time. Computer simulations prove the efficiency of the proposed algorithm. (C) 2016, IFAC (International Federation of Automatic Control) Hosting by Elsevier Ltd. All rights reserved.
A newly developed Multi-Chip Module (MCM) technology at Lockheed, called Active Silicon Substrate (ASIS), elevates architectural designs of signal/data processingsystems to much higher levels of micro-miniaturization...
详细信息
ISBN:
(纸本)0780308670
A newly developed Multi-Chip Module (MCM) technology at Lockheed, called Active Silicon Substrate (ASIS), elevates architectural designs of signal/data processingsystems to much higher levels of micro-miniaturization and performance. The merits of the active substrates over the conventional passive ones are demonstrated through implementation of several unique features possible when active elements are embedded in the interconnecting substrate and mounting platform. These include scalable fault tolerant computing elements, replaceable drivers/buffers, and embedded local/global self test circuits. The ASIS technology allows more than one type of processing architecture to be embedded and integrated in the same substrate, thus presenting a viable approach for wafer scale integration. design and ASIS implementation of a high speed single instruction multiple data (SIMD) computer processing architecture, based on the Lockheed's Systolic Processor Array (SPAR) chip, enables partitioning of the processor functional elements for maximum performance with minimal size, weight, and power. The targeted processor throughput, placed within four square inches of substrate, is to yield 164 GOPS!
This paper presents an approach utilizing deterministic and stochastic Petri nets (DSPN) to analyze on-chip communication. In order to demonstrate the suitability of this approach, the on-chip communication structure ...
详细信息
In this paper we define the requirements for a specification environment, called POPE, suited to describe complex user-end telecommunication systems and useful as a backbone for automation of the implementation path t...
详细信息
In this paper we define the requirements for a specification environment, called POPE, suited to describe complex user-end telecommunication systems and useful as a backbone for automation of the implementation path towards integration of such systems on silicon. The definition of these requirements has been driven by the design and implementation of a mobile terminal for spread spectrum satellite communications which is considered, in the context of our work, to be representative for the definition of a system.
The design of an experimental satellite receiver is described. It is shown that the advantages of digital signalprocessing (namely, reproducibility of responses, linearity, programmability and the lack of DC offsets,...
详细信息
ISBN:
(纸本)0852962975
The design of an experimental satellite receiver is described. It is shown that the advantages of digital signalprocessing (namely, reproducibility of responses, linearity, programmability and the lack of DC offsets, drift and ageing), make it very suitable for a project of this type. The particular problems and advantages of using a digital implementation of a phase-locked loop are discussed, and the different trade-offs associated with spread spectrum receivers are considered.
This paper presents the design and implementation of a compact frequency-and radiation pattern reconfigurable patch antenna integrated with 4 PIN diodes on FR - 4(ϵ=4.4 and height =1.6 mm) substrate measuring 30 mm ...
详细信息
Parametric multicarrier (PMC) modulation is a new concept which allows transmission system to use broad range of orthogonal subcarrier waveforms and adjust them on the fly. Two largest challenges in PMC systems are sy...
详细信息
ISBN:
(纸本)9781467395397
Parametric multicarrier (PMC) modulation is a new concept which allows transmission system to use broad range of orthogonal subcarrier waveforms and adjust them on the fly. Two largest challenges in PMC systems are synchronization between receiver and transmitter and equalization. Although algorithms of these tasks for PMC systems have been already addressed multiple times, they have not been tested together in a full transmission system. In order to prove soundness of the proposed concepts and for assessing performance of the synchronization and channel estimation algorithms, a real-time model of acoustic transmission system using Simulink platform has been created. The purpose of this publication is to present design an test results of this model and outline advantages and drawbacks of the chosen approach. Paper contains general description of transmission system design, specific details of implementation and test results.
Communication over a MIMO (multiple-input-multiple-output) channel promises several advantages: increase in channel capacity, reduced transmit power, greater coverage, and improved link robustness. The minimum mean sq...
详细信息
Communication over a MIMO (multiple-input-multiple-output) channel promises several advantages: increase in channel capacity, reduced transmit power, greater coverage, and improved link robustness. The minimum mean squared error equalizer (MMSE) is a potential algorithm in addressing the MIMO detection challenge. This paper presents four implementations for the computation of the MMSE equalizer coefficients. The studied options are: (1) a general-purpose microprocessor (ARM926EJ-S); (2) a traditional general purpose DSP (RD16024); (3) an embedded vector processor (EVP/sub 16/); and (4) a dedicated hardware solution. We show that, the equalizer requires acceleration for real-time processing. In order to obtain a low cost, flexible multi-standard WLAN baseband implementation, EVP/sub 16/ is the only feasible solution among the four studied.
暂无评论