检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

2,624 篇 会议
57 册 图书
49 篇 期刊文献

馆藏范围

2,730 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,197 篇 工学
- 1,029 篇 计算机科学与技术...
- 560 篇 软件工程
- 263 篇 电气工程
- 151 篇 电子科学与技术（可...
- 147 篇 控制科学与工程
- 133 篇 信息与通信工程
- 50 篇 机械工程
- 42 篇 动力工程及工程热...
- 19 篇 仪器科学与技术
- 18 篇 材料科学与工程（可...
- 17 篇 建筑学
- 17 篇 土木工程
- 17 篇 安全科学与工程
- 16 篇 生物医学工程（可授...
- 14 篇 交通运输工程
- 14 篇 航空宇航科学与技...
- 13 篇 力学（可授工学、理...
- 11 篇 光学工程
- 11 篇 化学工程与技术
264 篇 理学
- 166 篇 数学
- 79 篇 系统科学
- 38 篇 物理学
- 32 篇 统计学（可授理学、...
- 13 篇 化学
- 12 篇 生物学
135 篇 管理学
- 114 篇 管理科学与工程(可...
- 51 篇 工商管理
- 28 篇 图书情报与档案管...
20 篇 经济学
- 20 篇 应用经济学
19 篇 法学
- 19 篇 社会学
11 篇 医学
6 篇 教育学
5 篇 农学
3 篇 军事学
1 篇 文学
1 篇 艺术学

主题

763 篇 computational mo...
616 篇 computer archite...
358 篇 hardware
222 篇 embedded systems
144 篇 analytical model...
142 篇 embedded system
134 篇 computer simulat...
128 篇 application soft...
123 篇 mathematical mod...
115 篇 field programmab...
112 篇 real time system...
100 篇 program processo...
90 篇 embedded computi...
87 篇 kernel
84 篇 software
83 篇 computer science
80 篇 parallel process...
79 篇 registers
73 篇 control systems
71 篇 timing

机构

10 篇 school of electr...
9 篇 rhein westfal th...
8 篇 institute for co...
8 篇 center for embed...
7 篇 center for embed...
7 篇 department of co...
6 篇 computer systems...
6 篇 computer systems...
6 篇 institute for co...
6 篇 fraunhofer iese ...
5 篇 school of automa...
5 篇 school of electr...
5 篇 university of za...
5 篇 embedded systems...
5 篇 university of te...
5 篇 eindhoven univer...
5 篇 national cims en...
5 篇 the university o...
5 篇 eindhoven univer...
5 篇 shanghai key lab...

作者

19 篇 leupers rainer
16 篇 ascheid gerd
15 篇 soudris dimitrio...
14 篇 dimitrios soudri...
13 篇 rainer leupers
12 篇 gerd ascheid
12 篇 pimentel andy d.
10 篇 andy d. pimentel
10 篇 jung matthias
10 篇 holger blume
9 篇 fornaciari willi...
9 篇 kostas siozios
9 篇 christian haubel...
9 篇 blume holger
9 篇 andreas gerstlau...
9 篇 takala jarmo
8 篇 mohamed abid
8 篇 f. fummi
8 篇 george economako...
8 篇 wehn norbert

语言

2,718 篇 英文
9 篇 中文
4 篇 其他

检索条件"任意字段=International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"

共 2730 条记录，以下是341-350 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

A Multi-agent simulation for the Research on the Market Equilibrium Phenomena Using Q-Network Algorithm

A Multi-agent Simulation for the Research on the Market Equi...

引用

international conference on Communication Technology (ICCT)

作者： Jinyan Wang Bo Chen College of Mathematics and Computer Science Fuzhou University Fuzhou Fujian Province China

For the problems related to market equilibrium in complex market environments, analyses are conducted in the past, using some mathematical models and the game theory. These methods are based on the economic structural equations themselves, ignoring the interactions between economic subjects, and the hypothesis of subject homogeneity has no reference in the real world. On contrast, this paper proposes a multi-agent simulation model, from the microscopic point of view. In such simulation, agents interact with each other, and the decisions are made by agent-embedded AI systems, the Q-network. Therefore, there is no need to elaborate the behavioral rule for each agent, or manually set up too many assumptions. This paper assumes that the simulated market operates in a hypothetical way, in which there are two types of economic entities, namely, banks and enterprises. Banks and enterprises lending behaviors lead to a symbiotic relationship between the banks and the enterprises, while business-to-business transactions make the enterprises symbiotically compete with each other. In the experiment, the observed behavior of each agent can be reasonably explained. Agents endogenously generate intelligent behavioral patterns compatible with the environment. Therefore, this AI-based method can replace the artificially designated decision-making strategy in simulations of market, thus facilitating related economic researches.

关键词： Economics Mathematical model Companies Decision making Markov processes Training Computational modeling

来源：评论

学校读者我要写书评

暂无评论

Hiding Side-channel Leakage through Hardware Randomization: a Comprehensive Overview 17

Hiding Side-channel Leakage through Hardware Randomization: ...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Mentens, Nele Katholieke Univ Leuven IMEC COSIC Kasteelpark Arenberg 10 B-3001 Leuven Belgium

ISBN: (纸本)9781538634370

This paper gives (i) an overview of the reconfiguration capabilities of modern hardware devices and (ii) a summary and comparison of hardware architectures that use random reconfiguration as a countermeasure against side-channel attacks. We categorize the architectures according to their suitability for specic hardware platforms. Further, we compare the reconfiguration methods and the attacks that the countermeasures protect against. Although the presented randomization countermeasures can usually be applied to a broad range of algorithms, evaluation results are presented for specific cryptographic algorithms. In most cases, randomization countermeasures can be combined with other countermeasures that are tailored to specific algorithms.

关键词： Field programmable gate arrays Hardware Table lookup Cryptography Power demand Registers Field programmable gate arrays Table lookup computer hardware Power demand Registers cryptography Randomisation Reconfiguration channel leak Hardware Platform ARCHITECTURE

来源：评论

学校读者我要写书评

暂无评论

Translation Validation of Code Generation from the SIGNAL Data-Flow Language to Verilog

Translation Validation of Code Generation from the SIGNAL Da...

引用

international conference on Semantics, Knowledge and Grid (SKG)

作者： Hafiz Muhammad Amjad Kai Hu Jianwei Niu Noor Khan Loïc Besnard Jean-Pierre Talpin School of Computer Science & Engineering Beihang University Beijing China IRISA Rennes France INRIA Campus de Beaulieu Rennes France

ISBN: (数字)9781728158235

ISBN: (纸本)9781728158242

The SIGNAL is a high-level synchronous data-flow language for the design and implementation of safety-critical embedded systems. It provides a unified framework for specification, modeling, formal analysis, and automatic code generation for different general-purpose languages like Java, C, and C++. However, fully implemented and verified open source tool for code generation from SIGNAL to Hardware Description Language (HDL) is not available. This paper describes the formal verification of the generated Verilog code from the SIGNAL language. Proving the correctness of generated code is very important when it is for safety-critical embedded systems. We use the translation validation technique for verifying the correctness of the generated code. In this approach, the Polychrony Toolset builds the models of source SIGNALprograms with its associated model checker SIGALI. The open source tool Yosys generates models for target Verilog programs in the SMT-LIB standard format. We transform the model generated by Yosys to the model accepted by the SIGALI model checker. Finally, we use the SIGALI model checker to validate the translation by symbolic simulation between both source and target program models. The target program may have fewer behaviors than the source program therefore if the model of the target program implies the model of the source program, it means the target program preserves the semantics of the source program, and the translation is correct.

关键词： Hardware design languages Mathematical model Clocks Semantics Tools embedded systems Encoding

来源：评论

学校读者我要写书评

暂无评论

modeling Traffic Workloads in Data-center Network simulation Tools

Modeling Traffic Workloads in Data-center Network Simulation...

引用

international conference on High Performance Computing & simulation (HPCS)

作者： Luis Gonzalez-Naharro Jesus Escudero-Sahuquillo Pedro J. García Francisco J. Quiles Jose Duato Wenhao Sun Xiang Yu Hewen Zheng Department of Computing Systems University of Castilla-La Mancha Spain Universitat Politècnica de València Spain Huawei Technologies Co. Ltd. China

ISBN: (数字)9781728144849

ISBN: (纸本)9781728144856

POSTER PAPER Data-centers are commonly used by most important cloud providers worldwide in order to provide storage and computing resources, and, based on these resources, advanced IT services and applications. With the expected explosion of data in the next few years, Data-centers will require new architectures to cope with the new requirements of applications and users. One of the crucial subsystems within the Data-center architecture that must evolve accordingly to the new requirements is the interconnection network or Data-center network (DCN). The DCN performance (basically, high communication bandwidth and low latency) must be guaranteed, otherwise the DCN becoming the system bottleneck. There are several key issues that DCN designers must make decisions on, such as the network topology, routing algorithm, congestion management, etc. An important aspect that impacts on the DCN design are the network communication patterns generated by applications and services. In that sense, an accurate modeling of these traffic workloads would help network designers to make better decisions. In this paper, we present an analysis of the few available studies on traffic modeling for DCNs, in order to gather a set of parameters that define the behaviour of common traffic workloads. Based on these parameters, we have implemented a synthetic DCN traffic generator, which has been included in our simulation framework in order to feed the network with the inferred traffic workloads. We have conducted extensive simulations to test the impact of the parameter variation on the network performance. From the obtained results, we can conclude that the destination distribution is crucial for the network performance. Higher oversubscription of destinations generates incast scenarios that lead to congestion situations and head-of-line blocking, affecting other flows that do not contribute to the incast situation and so spoiling the network performance.

关键词： Facebook computer architecture Bandwidth Analytical models Web servers Load modeling

来源：评论

学校读者我要写书评

暂无评论

SysRT: A Modular Multiprocessor RTOS Simulator for Early Design Space Exploration 17

SysRT: A Modular Multiprocessor RTOS Simulator for Early Des...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Xiao, Jun Pimentel, Andy Lipari, Giuseppe Univ Amsterdam Amsterdam Netherlands Univ Lille Lille France

ISBN: (纸本)9781538634370

Modern embedded systems increasingly accommodate several applications running concurrently on a multiprocessor platform managed by a real-time operating system (RTOS). The increasing design complexity of such systems calls for good design tools to evaluate real-time performance during the very early stages of design. To this end, fast system-level simulators that allow for efficient hardware/software co-simulation are essential. In this paper, we present SysRT, a generic and high-level RTOS simulator that is highly suited for early design space exploration (DSE). The simulator contains different types of application models and a modular RTOS kernel model, all developed in SystemC. Efficient and precise modeling of preemptive scheduling is achieved via an event-driven simulation approach, allowing simulations to be performed much faster than cycle-accurate simulations. At the same time, the kernel model is developed to be generic and modular to support for easy plug-in of new schedulers as well as new resource sharing protocols. Comparing SysRT with state-of-art simulators, it achieves faster simulation speeds with an identically small simulation error. We demonstrate the flexibility of SysRT and its benefits for early DSE using experiments with a mixed workload executing on multiprocessor platforms with different numbers of cores.

关键词： Task analysis Kernel Real-time systems Unified modeling language computer architecture Timing Computational modeling UML task analysis computer Architecture real-time systems Computational modeling Space Exploration simulator Kernel Modularity Multiprocessor Seeds analog error

来源：评论

学校读者我要写书评

暂无评论

Run-time Mapping Algorithm for Dynamic Workloads using Process Merging Transformations 17

Run-time Mapping Algorithm for Dynamic Workloads using Proce...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Sinaei, Sima Fatemi, Omid Pimentel, Andy D. Univ Tehran Tehran Elect & Comp Dept Tehran Iran Univ Amsterdam Informat Inst Amsterdam Netherlands

ISBN: (纸本)9781538634370

Exploration of task mappings has an important role to achieve high performance in heterogeneous multi-processor system-on-chip (MPSoC) platforms. The application workloads in modern MPSoC-based embedded systems are becoming increasingly dynamic. Different applications concurrently execute and contend for resources in such systems. In this paper, a run-time algorithm is proposed to analytically evaluate the system throughput of to-be-executed applications (modelled as Kahn Process Networks, KPNs) in order to quickly determine a proper resource binding for these applications. Merging transformations on the KPNs are applied to capture the cases in which the number of processes in the KPN is larger than the number of available processing resources, thereby modeling the effects of binding multiple processes to a single processor. We evaluated our algorithm using a heterogeneous MPSoC system with several applications. Our experimental results revealed that during runtime, the performance of selected mapping with regard to available resources is close to the optimal performance obtained by exhaustive search and simulation. Therefore, the results clearly confirm that our algorithm is effective.

关键词： embedded systems multiprocessor-systems-on-chip (MPSoCs) run-time mapping design space exploration of heterogeneous MPSoCs process merging performance evaluation

来源：评论

学校读者我要写书评

暂无评论

Exploring Different Execution Paradigms in Exposed Datapath architectures with Buffered Processing Units 17

Exploring Different Execution Paradigms in Exposed Datapath ...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Bhagyanath, Anoop Schneider, Klaus Univ Kaiserslautern Dept Comp Sci Kaiserslautern Germany

ISBN: (纸本)9781538634370

Exposed datapath processor architectures allow the software to bypass register usage by directly moving intermediate results between processing units with suitable instructions. Synchronous Control Asynchronous Dataflow (SCAD) is a new exposed datapath architecture consisting of a grid of processing units with buffers to store their input and output values. Code generation inspired from queue machines can utilize the bypassing capability of such exposed datapath architectures with buffered processing units and can completely eliminate the use of registers this way. In this paper, we consider different execution paradigms of SCAD that make a compromise between hardware complexity, hardware scalability, and the use of instruction-level parallelism. To that end, we study both resource- and time-optimal code for all variants that we determine by satisfiability modulo theories (SMT) solvers. Experimental results show that the execution paradigm followed by our original SCAD architecture makes a reasonable compromise between hardware complexity and the use of instruction-level parallelism while maintaining hardware scalability.

关键词： computer architecture Registers Buffer storage Hardware Scalability Encoding Complexity theory Registers computer hardware BUFFER STORAGE Scalability computer Architecture Complexity theory instruction-level parallelism ARCHITECTURE Legal Executions

来源：评论

学校读者我要写书评

暂无评论

Extraction of Recursion Level Parallelism for embedded Multicore systems 17

Extraction of Recursion Level Parallelism for Embedded Multi...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Aguilar, Miguel Angel Leupers, Rainer Ascheid, Gerd Eusse, Juan Fernando Rhein Westfal TH Aachen Inst Commun Technol & Embedded Syst Aachen Germany Silex GmbH Herne Germany

ISBN: (纸本)9781538634370

Recursive programs that typically implement divide-and-conquer algorithms are well-suited for multicore systems, as they offer a high degree of parallelization potential. So far, existing parallelizing compilers have mainly focused on extracting other parallel patterns, such as data or pipeline level parallelism. In this paper, we propose a toolflow for the extraction of recursion level parallelism for embedded multicore systems. To achieve this, the toolflow verifies not only the mutual independence of recursive call-sites, but also selects an appropriate task granularity to ensure a good trade-off between load balancing and parallelization overhead. Profitable parallelization opportunities are implemented by using compiler directives from the OpenMP tasking model. Results show the effectiveness of our toolflow, as it is able to speedup sequential recursive programs between 2.5x and 3.8x on a quad-core platform.

关键词： Task analysis Multicore processing Parallel processing Analytical models Performance analysis Static analysis Load management task analysis load management PARALLEL PROCESSING (computerS) ANALYSIS MODELS Multi-core processors parallelism Synclitism Recursion Recursive Procedure parallelizing compilers parallelization

来源：评论

学校读者我要写书评

暂无评论

A New State Model for DRAMs Using Petri Nets 17

A New State Model for DRAMs Using Petri Nets

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Jung, Matthias Kraft, Kira Wehn, Norbert Fraunhofer IESE D-67663 Kaiserslautern Germany Univ Kaiserslautern D-67663 Kaiserslautern Germany

ISBN: (纸本)9781538634370

The functionality of DRAMs, especially the state transitions are described in JEDEC standards. These standards contain a finite state machine, which intends to provide an overview of the possible state transitions and the commands to control them. However, today's DRAMs are highly concurrent devices as they provide bank parallelism. The state diagram used in JEDEC standards does not model this concurrency and furthermore it is misleading in several aspects. In this paper, for the first time we present an easily comprehensive model of the DRAM states and transitions, using a Petri Net, which covers also the DRAM concurrency.

关键词： Random access memory Petri nets Inhibitors Standards Parallel processing computer architecture Concurrent computing Petri nets random access machine computer Architecture PARALLEL PROCESSING (computerS) Parallel programming DRAM1 gene Inhibitors Joint Electron Device Engineering Council State Change finite state machines

来源：评论

学校读者我要写书评

暂无评论

System simulation with gem5 and SystemC The Keystone for Full Interoperability 17

System Simulation with gem5 and SystemC The Keystone for Ful...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Menard, Christian Castrillon, Jeronimo Jung, Matthias Wehn, Norbert Tech Univ Dresden Dresden Germany Fraunhofer IESE Kaiserslautern Germany Univ Kaiserslautern Kaiserslautern Germany

ISBN: (纸本)9781538634370

SystemC TLM based virtual prototypes have become the main tool in industry and research for concurrent hardware and software development, as well as hardware design space exploration. However, there exists a lack of accurate, free, changeable and realistic SystemC models of modern CPUs. Therefore, many researchers use the cycle accurate open source system simulator gem5, which has been developed in parallel to the SystemC standard. In this paper we present a coupling of gem5 with SystemC that offers full interoperability between both simulation frameworks, and therefore enables a huge set of possibilities for system level design space exploration. Furthermore, we show that the coupling itself only induces a relatively small overhead to the total execution time of the simulation.

关键词： Time-varying systems Time-domain analysis Couplings Timing Protocols Hardware Industries Time domain analysis Couplings time-varying systems computer hardware execution time systems simulation protocols industries coupling Interoperability Space Exploration keystone

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共273页 << < 31 32 33 34 35 36 37 38 39 40 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：