检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

2,721 篇 会议
57 册 图书
53 篇 期刊文献

馆藏范围

2,831 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,288 篇 工学
- 1,119 篇 计算机科学与技术...
- 591 篇 软件工程
- 286 篇 电气工程
- 158 篇 电子科学与技术（可...
- 150 篇 控制科学与工程
- 137 篇 信息与通信工程
- 50 篇 机械工程
- 44 篇 动力工程及工程热...
- 19 篇 仪器科学与技术
- 19 篇 建筑学
- 18 篇 材料科学与工程（可...
- 18 篇 安全科学与工程
- 17 篇 土木工程
- 16 篇 生物医学工程（可授...
- 14 篇 交通运输工程
- 14 篇 航空宇航科学与技...
- 13 篇 力学（可授工学、理...
- 12 篇 生物工程
- 11 篇 光学工程
275 篇 理学
- 173 篇 数学
- 81 篇 系统科学
- 38 篇 物理学
- 33 篇 统计学（可授理学、...
- 14 篇 化学
- 14 篇 生物学
142 篇 管理学
- 119 篇 管理科学与工程(可...
- 52 篇 工商管理
- 30 篇 图书情报与档案管...
21 篇 经济学
- 21 篇 应用经济学
20 篇 法学
- 20 篇 社会学
11 篇 医学
6 篇 教育学
5 篇 农学
3 篇 军事学
1 篇 文学
1 篇 艺术学

主题

763 篇 computational mo...
616 篇 computer archite...
361 篇 hardware
222 篇 embedded systems
144 篇 analytical model...
142 篇 embedded system
134 篇 computer simulat...
128 篇 application soft...
123 篇 mathematical mod...
116 篇 field programmab...
112 篇 real time system...
103 篇 program processo...
90 篇 embedded computi...
89 篇 kernel
84 篇 software
83 篇 computer science
82 篇 parallel process...
81 篇 registers
73 篇 control systems
72 篇 algorithm design...

机构

10 篇 school of electr...
9 篇 rhein westfal th...
8 篇 institute for co...
8 篇 center for embed...
7 篇 center for embed...
7 篇 department of co...
6 篇 eindhoven univer...
6 篇 computer systems...
6 篇 natl tech univ a...
6 篇 computer systems...
6 篇 institute for co...
6 篇 fraunhofer iese ...
5 篇 school of automa...
5 篇 school of electr...
5 篇 university of za...
5 篇 embedded systems...
5 篇 university of te...
5 篇 national cims en...
5 篇 the university o...
5 篇 eindhoven univer...

作者

19 篇 leupers rainer
16 篇 soudris dimitrio...
16 篇 ascheid gerd
14 篇 dimitrios soudri...
13 篇 rainer leupers
12 篇 gerd ascheid
12 篇 pimentel andy d.
11 篇 blume holger
11 篇 takala jarmo
11 篇 holger blume
10 篇 andy d. pimentel
10 篇 jung matthias
9 篇 mohamed abid
9 篇 fornaciari willi...
9 篇 pnevmatikatos di...
9 篇 kostas siozios
9 篇 christian haubel...
9 篇 andreas gerstlau...
9 篇 wehn norbert
8 篇 f. fummi

语言

2,818 篇 英文
8 篇 中文
5 篇 其他

检索条件"任意字段=International Conference on Embedded Computer Systems Architectures Modeling and Simulation"

共 2831 条记录，以下是161-170 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

modeling Pipelined Application with Synchronous Data Flow Graphs

Modeling Pipelined Application with Synchronous Data Flow Gr...

引用

13th international conference on embedded computer systems - architectures, modeling and simulation (IC-SAMOS)

作者： Lattuada, Marco Ferrandi, Fabrizio Politecn Milan Dipartimento Elettron Informaz & Bioingn I-20133 Milan Italy

ISBN: (纸本)9781479901036

Streaming applications can efficiently exploit multiprocessors architectures by means of pipelined parallelism, but designing this type of applications can be an hard task. Different subproblems have indeed to be solved: partitioning, mapping, scheduling and pipeline stage assignment. For this reason, high level abstraction models are adopted during design flow since they simplify this process by hiding most of the architectural details. Synchronous Data Flow (SDF) graphs, widely adopted to describe streaming applications, naturally model only their partitioning, so they usually have to be integrated with other types of representations. In this paper Pipelined Application modeling (PAM), a methodology to create a Synchronous Data Flow graph describing all the aspects of a pipelined application, is presented. The methodology starts from the SDF graph describing the partitioning of the application and enriches it with new actors and channels detailing the mapping, the scheduling and the pipeline stage assignment of the considered solution. The obtained SDF graph, describing all the aspects of the solution in a formal and compact way, facilitates the evaluation of different solutions during design space exploration.

关键词： data flow graphs multiprocessing systems pipeline processing

来源：评论

学校读者我要写书评

暂无评论

On Tokens and Signals: Bridging the Semantic Gap between Dataflow Models and Hardware Implementations 14

On Tokens and Signals: Bridging the Semantic Gap between Dat...

引用

international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Tripakis, Stavros Limaye, Rhishikesh Ravindran, Kaushik Wang, Guoqiang Univ Calif Berkeley Berkeley CA 94720 USA Aalto Univ Espoo Finland Natl Instruments Corp Berkeley CA USA

ISBN: (纸本)9781479937707

Dataflow models serve as useful abstractions of digital hardware in signal processing and other application domains. But when can one say that a certain dataflow model faithfully captures a given piece of hardware? To answer this question we develop a formal conformance relation between the heterogeneous formalisms of (1) finite state machines with synchronous semantics, used to model hardware, and (2) asynchronous processes communicating via queues, used as a formal model for dataflow. The conformance relation preserves performance properties such as worst-case throughput and latency.

关键词： data flow token computer hardware signals Semantics Queue signal processing

来源：评论

学校读者我要写书评

暂无评论

FlexCore: Implementing an Exposed Datapath Processor

FlexCore: Implementing an Exposed Datapath Processor

引用

13th international conference on embedded computer systems - architectures, modeling and simulation (IC-SAMOS)

作者： Sjaelander, Magnus Larsson-Edefors, Per Florida State Univ Dept Comp Sci Tallahassee FL 32306 USA Chalmers Univ Technol Dept Comp Sci & Engn S-41296 Gothenburg Sweden

ISBN: (纸本)9781479901036

The FlexCore processor is the resulting implementation of an exposed datapath approach conceptualized in the FlexSoC programme. By way of a crossbar switch interconnect, all execution units in a FlexCore datapath can potentially communicate, allowing the inherent hardware parallelism to be utilized. This interconnect enables configuration of a datapath to match an application domain, for example, by way of datapath accelerators. The baseline FlexCore is a general-purpose processor (GPP) and since all FlexCore configurations are extensions to the baseline, they offer GPP functionality as complement to the domain-specific functionality. This paper gives an overview of the implementation of complete FlexCore processors, accompanied with discussions on datapath interconnects, datapath extensions and instruction decompression.

关键词： multiprocessor interconnection networks parallel architectures

来源：评论

学校读者我要写书评

暂无评论

Application Runtime Estimation for AURIX embedded MCU Using Deep Learning 22nd

Application Runtime Estimation for AURIX Embedded MCU Using ...

引用

22nd international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Fricke, Florian Scharoba, Stefan Rachuj, Sebastian Konopik, Andreas Kluge, Florian Hofstetter, Georg Reichenbach, Marc BTU Cottbus Senftenberg Cottbus Germany Friedrich Alexander Univ Erlangen Nurnberg Erlangen Germany Elekt Fahrwerksyst GmbH Gaimersheim Germany

ISBN: (纸本)9783031150746;9783031150739

Estimating execution time is a crucial task during the development of safety-critical embedded systems. Processor simulation or emulation tools on various abstraction levels offer a trade-off between accuracy and runtime. Typically, this requires detailed knowledge of the processor architecture and high manual effort to construct adequate models. In this paper, we explore how deep learning may be used as an alternative approach for building processor performance models. First, we describe how to obtain training data from recorded execution traces. Next, we evaluate various neural network architectures and hyperparameter values. The accuracy of the best network variants is finally compared to two simple baseline models and a mechanistic model based on the QEMU emulator. As an outcome of this evaluation, a model based on the Wavenet architecture is identified, which outperforms all other approaches by achieving a mean absolute percentage error of only 1.63%.

关键词： embedded processor Performance estimation Artificial neural networks

来源：评论

学校读者我要写书评

暂无评论

Fast Parallel simulation of a Manycore Architecture with a Flit-level On-chip Network Model 18

Fast Parallel Simulation of a Manycore Architecture with a F...

引用

18th international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Kang, Shin-haeng Kang, Jintaek Ha, Soonhoi Seoul Natl Univ Seoul South Korea

ISBN: (纸本)9781450364942

The reliance on simulation for the design of a new architecture continues to increase as the complexity of the architecture increases with more cores integrated and a complex communication fabric. A good compromise between the simulation speed and accuracy should be made in order to explore the wide architectural design space at the early design phase. In this work, we present a novel manycore simulator that achieves fast and scalable performance with a trace-driven parallel simulation technique. Since the communication delay affects the simulation accuracy heavily, the proposed simulator supports a high-speed accurate on-chip network model, which can capture link/buffer congestions. Its development is motivated by an industry project to design a new manycore architecture with 96 cores with a NoC architecture. Experimental results show that the proposed simulator could run real parallel benchmark applications with more than 450 Kcycles/sec/core. It marks a Pareto-optimal simulator between speed and accuracy, compared with existent simulators.

关键词： Manycore Network-on-chip Parallel simulation

来源：评论

学校读者我要写书评

暂无评论

RETHROTTLE: Execution Throttling in the REDEFINE SoC Architecture

RETHROTTLE: Execution Throttling in the REDEFINE SoC Archite...

引用

international conference on embedded computer systems -architectures, modeling and simulation

作者： Satrawala, A. N. Nandy, S. K. Indian Inst Sci SERC CAD Lab Bangalore 560012 Karnataka India

ISBN: (纸本)9781424445011

REDEFINE is a reconfigurable SoC architecture that provides a unique platform for high performance and low power computing by exploiting the synergistic interaction between coarse grain dynamic dataflow model of computation (to expose abundant parallelism in applications) and runtime composition of efficient compute structures (on the reconfigurable computation resources). We propose and study the throttling of execution in REDEFINE to maximize the architecture efficiency. A feature specific fast hybrid (mixed level) simulation framework for early in design phase study is developed and implemented to make the huge design space exploration practical. We do performance modeling in terms of selection of important performance criteria, ranking of the explored throttling schemes and investigate effectiveness of the design space exploration using statistical hypothesis testing. We find throttling schemes which give appreciable (24.8%) overall performance gain in the architecture and 37% resource usage gain in the throttling unit simultaneously.

关键词： Hybrid simulation Reconfigurable SoC Dataflow Throttling Performance Evaluation Ranking

来源：评论

学校读者我要写书评

暂无评论

Exploring the Semantic Gap in Compiling embedded DSLs 18

Exploring the Semantic Gap in Compiling Embedded DSLs

引用

18th international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Zangerl, Peter Jordan, Herbert Thoman, Peter Gschwandtner, Philipp Fahringer, Thomas Univ Innsbruck Innsbruck Austria

ISBN: (纸本)9781450364942

Optimizing compilers provide valuable contributions to the quality of processed code. The vast majority of application developers rely on those capabilities to obtain binary code efficiently utilizing processing resources. However, compiler proficiency is frequently misjudged by application developers. While for some constellations the effectiveness of those optimizations is grossly underestimated, for others, mostly involving higher-level semantic concepts of embedded DSLs, the compilers' influence on the code quality tends to disappoint. In this paper, we provide examples for the effectiveness and ineffectiveness of state-of-the-art optimizing compilers in improving application code. Based on those observations we characterize the differences between positive and negative examples and provide an in-depth explanation for the short-comings of optimizing compilers. Furthermore, we present a semantic-aware compiler architecture rectifying those deficiencies and outline several example use cases demonstrating our architecture's ability to contribute to the efficiency and the capabilities of embedded DSLs.

关键词： Semantics

来源：评论

学校读者我要写书评

暂无评论

Thermal Characterization of Next-Generation Workloads on Heterogeneous MPSoCs 17

Thermal Characterization of Next-Generation Workloads on Het...

引用

17th Annual international conference on embedded computer systems - architectures, modeling, and simulation (SAMOS)

作者： Iranfar, Arman Terraneo, Federico Simon, William Andrew Dragic, Leon Piljic, Igor Zapater, Marina Fornaciari, William Kovac, Mario Atienza, David Swiss Fed Inst Technol Lausanne Embedded Syst Lab Lausanne Switzerland Politecn Milan Dipartimento Elettron Informaz & Bioingegneria Milan Italy Univ Zagreb Fac Elect Engn & Comp Zagreb Croatia

ISBN: (纸本)9781538634370

Next-generation High-Performance Computing (HPC) applications need to tackle outstanding computational complexity while meeting latency and Quality-of-Service constraints. Heterogeneous Multi-Processor systems-on-Chip (MPSoCs), equipped with a mix of general-purpose cores and reconfigurable fabric for custom acceleration of computational blocks, are key in providing the flexibility to meet the requirements of next-generation HPC. However, heterogeneity brings new challenges to efficient chip thermal management. In this context, accurate and fast thermal simulators are becoming crucial to understand and exploit the trade-offs brought by heterogeneous MPSoCs. In this paper, we first thermally characterize a next-generation HPC workload, the online video transcoding application, using a highly-accurate Infra-Red (IR) microscope. Second, we extend the 3D-ICE thermal simulation tool with a new generic heat spreader model capable of accurately reproducing package surface temperature, with an average error of 6.8% for the hot spots of the chip. Our model is used to characterize the thermal behaviour of the online transcoding application when running on a heterogeneous MPSoC. Moreover, by using our detailed thermal system characterization we are able to explore different application mappings as well as the thermal limits of such heterogeneous platforms.

关键词： Transcoding Heating systems Thermal management Heat sinks Streaming media Thermal sensors Quality of service transcoding THERMAL SENSOR Streaming Video Heating systems heat sinks Thermal management Quality of service High Performance Computing infrared microscopy Workload

来源：评论

学校读者我要写书评

暂无评论

Multi-Constraint Multi-Processor Resource Allocation 15

Multi-Constraint Multi-Processor Resource Allocation

引用

international conference on embedded computer systems architectures modeling and simulation

作者： Behrouzian, Amir R. B. Goswami, Dip Basten, Twan Geilen, Marc Ara, Hadi Alizadeh Eindhoven Univ Technol Eindhoven Netherlands TNO Embedded Syst Innovat Eindhoven Netherlands

ISBN: (纸本)9781467373111

This work proposes a Multi-Constraint Resource Allocation (MuCoRA) method for applications from multiple domains onto multi-processors. In particular, we address a mapping problem for multiple throughput-constrained streaming applications and multiple latency-constrained feedback control applications onto a multi-processor platform running under a Time-Division Multiple-Access (TDMA) policy. The main objective of the proposed method is to reduce resource usage while meeting constraints from both these two domains (i.e., throughput and latency constraints). We show by experiments that the overall resource usage for this mapping problem can be reduced by distributing the allocated resource (i.e., TDMA slots) to the control applications over the TDMA wheel instead of allocating consecutive slots.

关键词： Resource allocation multi-processors throughput constraints latency constraints control applications streaming applications synchronous dataflow

来源：评论

学校读者我要写书评

暂无评论

Challenges in Automotive Cyber-physical systems Design

Challenges in Automotive Cyber-physical Systems Design

引用

international conference on embedded computer systems - architectures, modeling and simulation (IC-SAMOS)

作者： Goswami, Dip Schneider, Reinhard Masrur, Alejandro Lukasiewycz, Martin Chakraborty, Samarjit Voit, Harald Annaswamy, Anuradha Tech Univ Munich Inst Real Time Comp Syst Munich Germany TUM CREATE Ctr Elect Singapore Singapore Tech Univ Munich Inst Automat Control Munich Germany MIT Cambridge MA 02139 USA

ISBN: (纸本)9781467322973;9781467322966

systems with tightly interacting computational (cyber) units and physical systems are generally referred to as cyber-physical systems. They involve an interplay between embedded systems, control theory, real-time systems and software engineering. A very good example of cyber-physical systems design arises in the context of automotive architectures and software. Modern high-end cars have 50-100 processors or electronic control units (ECUs) that communicate over a network of buses such as CAN and FlexRay. In such complex settings, traditional control-theoretic approaches - where control engineers are only concerned with high-level plant and controller models - start breaking down. This is because implementation-level realities such as message delay, jitter, and task execution times are not adequately considered when designing the controller. Hence, it is becoming necessary to adopt a more holistic, cyber-physical systems design approach where the semantic gap between high-level control models and their actual implementations on multiprocessor automotive platforms is quantified and consciously closed. In this paper we give several examples on how this may be done and the current research challenges in this area that are being faced by the academia and the industry.

关键词： Cyber-physical systems automotive engineering Motor buses embedded systems current research Engineers electronic control unit execution time computer software Controllers

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共284页 << < 13 14 15 16 17 18 19 20 21 22 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：