The EU FP7 SWAN-iCare project aims at developing an integrated autonomous device for the monitoring and the personalized management of chronic wounds, mainly diabetic foot ulcers and venous leg ulcers. Most foot and l...
详细信息
ISBN:
(纸本)9781479901036
The EU FP7 SWAN-iCare project aims at developing an integrated autonomous device for the monitoring and the personalized management of chronic wounds, mainly diabetic foot ulcers and venous leg ulcers. Most foot and leg ulcers are caused by diabetes and vascular problems respectively but a remarkable number of them are also due to the co-morbidity influence of many other diseases (e. g. kidney disease, congestive heart failure, high blood pressure, inflammatory bowel disease). More than 10 million people in Europe suffer from chronic wounds, a number which is expected to grow due to the aging of the population. The core of the project is the fabrication of a conceptually new wearable negative pressure device equipped with Information and Communication Technologies. Such device will allow users to: (a) accurately monitor many wound parameters via non-invasive integrated micro-sensors, (b) early identify infections and (c) remotely provide an innovative personalized two-line therapy via non-invasive micro-actuators to supplement the negative pressure wound therapy. This paper describes the main components of the SWAN-iCare system and its potential impact in the area of wound management.
This paper tries to optimize the placements of data pages, which have a strong impact on system performance. We find that both core-to-memory distance and contention on MCs and interconnects are critical. Migrating pa...
详细信息
ISBN:
(纸本)9781479961245
This paper tries to optimize the placements of data pages, which have a strong impact on system performance. We find that both core-to-memory distance and contention on MCs and interconnects are critical. Migrating pages to their page access center can mini-mize average memory access distance, but may cause serious contention and congestion, necessitating further schemes for load balancing. Based on these observations, we propose a novel runtime mechanism called SmartMig, in which we mi-grate data pages to shorten memory access distance, while employ page self-interleaving to balance the load across the nodes. We propose models and algorithms to decide the fate of candidate pages. simulation results show that SmartMig achieves performance improvements by 26.9% and 21.0% in terms of normalized IPC and average memory access latency, which is a result of significant reduction of core-to memory distance and load in balance.
While seemingly worlds apart, cloud computing is confronted with many of the similar issues than embeddedsystems: power consumption, energy efficiency, optimal usage of resources such as processing cores and memory e...
详细信息
While seemingly worlds apart, cloud computing is confronted with many of the similar issues than embeddedsystems: power consumption, energy efficiency, optimal usage of resources such as processing cores and memory etc. This talk will explore how solutions and programming paradigms emerging in the cloud computing space can be used in the embedded space - and vice versa.
The proceedings contain 6 papers. The topics discussed include: Simsys: a performance simulation framework;network-on-chip traffic modeling for data flow applications;exploring alternative flexible OpenCL (FlexCL) cor...
ISBN:
(纸本)9781450315395
The proceedings contain 6 papers. The topics discussed include: Simsys: a performance simulation framework;network-on-chip traffic modeling for data flow applications;exploring alternative flexible OpenCL (FlexCL) core designs in FPGA-based MPSoC systems;prototyping hardware support for irregular applications;TLM modelling of 3D stacked wide I/O DRAM subsystems;and using the CASM language for simulator synthesis and model verification.
As semiconductor technology scales, chips are becoming ever less reliable; prominent reasons for this phenomenon are the sheer number of transistors on a given silicon area and their shrinking device features. As a co...
详细信息
ISBN:
(纸本)9781479901043
As semiconductor technology scales, chips are becoming ever less reliable; prominent reasons for this phenomenon are the sheer number of transistors on a given silicon area and their shrinking device features. As a consequence, reliability is an increasing concern not only for safety-critical systems, but also for many other application domains in embeddedsystems. However, traditional solutions for fault tolerance, e.g. provided through various redundancy schemes, have disproportionally increasing power and performance costs. This, in turn, limits substantially systems' efficiency, especially due to the fact that performance scaling and power are becoming significant design challenges, too. In the face of such changes in the technological landscape, this special session offers original contributions for fault-tolerant computersystems, architectures and processors, which address the above challenges.
The proceedings contain 31 papers. The topics discussed include: an efficient code update solution for wireless sensor network reprogramming;determinate composition of FMUs for co-simulation;BPDF: a statically analyza...
ISBN:
(纸本)9781479914432
The proceedings contain 31 papers. The topics discussed include: an efficient code update solution for wireless sensor network reprogramming;determinate composition of FMUs for co-simulation;BPDF: a statically analyzable dataflow model with integer and Boolean parameters;middleware design for physically-asynchronous logically-synchronous (pals) systems;diversifying wear index for MLC NAND flash memory to extend the lifetime of SSDS;a synchronous embedding of Antescofo, a domain-specific language for interactive mixed music;a characterization of integrated multi-view modeling in the context of embedded and cyber-physical systems;verifying Simulink diagrams via a hybrid Hoare logic prover;bit-precise formal verification of discrete-time MATLAB/Simulink models using SMT solving;safety verification for linear systems;diversely enumerating system-level architectures;on composing and proving the correctness of reactive behavior;and time-aware relational abstractions for hybrid systems.
As Multi-Processor systems-on-Chip (MPSoC) architectures become more and more complex, Design Space Exploration (DSE) becomes the only viable solution for finding the pareto-optimal designs. To evaluate each solution ...
详细信息
ISBN:
(纸本)9781479901043
As Multi-Processor systems-on-Chip (MPSoC) architectures become more and more complex, Design Space Exploration (DSE) becomes the only viable solution for finding the pareto-optimal designs. To evaluate each solution with real dataset, DSE has to simulate the design under test, which is modeled as a Virtual Platform usually written in SystemC. However, the simulation is a very slow task which includes non-productive time periods like system initialization, while the platform re-compilation also imposes a significant overhead. In this paper, a Process-based Reconfigurable Module is used in order to bypass the non-productive simulation parts, thus accelerating the simulation. The effectiveness of the proposed methodology is proved with a series of computationally intensive multimedia applications, where the simulation time improvements reach 34% on average.
Task graphs provide an efficient model of computation for specification, analysis, and implementation of concurrent applications. In this paper, we present a novel approach for mapping the class of series-parallel tas...
详细信息
ISBN:
(纸本)9781479901043
Task graphs provide an efficient model of computation for specification, analysis, and implementation of concurrent applications. In this paper, we present a novel approach for mapping the class of series-parallel task graphs onto multi-core architectures based on pattern matching. Both the topology of the graph and the state of the tasks are encoded as a stream of tokens, which is iteratively rewritten at multiple positions in parallel. Hence, our technique is most useful for compute-intensive applications that must adapt to frequently varying and unpredictable workload at runtime. Several complex examples have been evaluated on a multi-core architecture and the experimental results show the effectiveness of our approach.
We present a new high speed cycle-approximate simulator, addressing an important, neglected category of multi-core systems: deeply-embedded cache-incoherent MPSoCs. We take advantage of the unique properties of these ...
详细信息
ISBN:
(纸本)9781479901043
We present a new high speed cycle-approximate simulator, addressing an important, neglected category of multi-core systems: deeply-embedded cache-incoherent MPSoCs. We take advantage of the unique properties of these systems to increase the parallelism of the simulation. In doing so we achieve performance not possible using previous simulation techniques, without compromising the accuracy of the results. We present quantitative performance results across a large range of simulated NoC designs, comprising 1 to 64 cores. On average we simulate at 5.9 MIPS, with simulation speeds reaching 373 MIPS in the best case. Comparing against FPGA implementations we demonstrate that the simulator manages this with an average timing error of only 2.1%.
The concept of “exposed datapath” is used in conjunction with processor architectures where the programmer can control more fine grained details of the datapath than in “traditional” processor architectures. For e...
The concept of “exposed datapath” is used in conjunction with processor architectures where the programmer can control more fine grained details of the datapath than in “traditional” processor architectures. For example, Transport Triggered architectures (TTA) expose the data transports between the register files and function units for the direct control of the programmer. Some architectures, while otherwise having a general purpose register based instruction-set, allow the programmer to explicitly route previously computed results from a function unit to the next one to implement register bypassing in software. The additional datapath control extends the instruction scheduling freedom, simplifies the control hardware logic, eases the customization of the datapath interconnection network, and increases the instruction-level parallelism scalability, with the obvious drawbacks of wider instruction words and added compilation complexity.
暂无评论