检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

16,454 篇 会议
240 篇 期刊文献
24 册 图书
1 篇 学位论文
1 篇 科技报告

馆藏范围

16,720 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

8,212 篇 工学
- 6,324 篇 计算机科学与技术...
- 3,086 篇 软件工程
- 2,806 篇 电气工程
- 1,980 篇 电子科学与技术（可...
- 1,092 篇 控制科学与工程
- 1,043 篇 信息与通信工程
- 434 篇 机械工程
- 360 篇 仪器科学与技术
- 249 篇 动力工程及工程热...
- 223 篇 材料科学与工程（可...
- 195 篇 生物医学工程（可授...
- 154 篇 光学工程
- 151 篇 生物工程
- 137 篇 建筑学
- 116 篇 航空宇航科学与技...
- 114 篇 土木工程
- 99 篇 化学工程与技术
- 98 篇 核科学与技术
1,753 篇 理学
- 920 篇 数学
- 586 篇 物理学
- 192 篇 系统科学
- 163 篇 生物学
- 122 篇 统计学（可授理学、...
- 111 篇 化学
663 篇 管理学
- 581 篇 管理科学与工程(可...
- 183 篇 工商管理
- 99 篇 图书情报与档案管...
217 篇 医学
- 126 篇 临床医学
107 篇 法学
- 98 篇 社会学
93 篇 经济学
- 92 篇 应用经济学
48 篇 教育学
43 篇 农学
33 篇 军事学
24 篇 文学
11 篇 艺术学
2 篇 哲学

主题

8,483 篇 field programmab...
2,979 篇 field programmab...
2,978 篇 hardware
1,639 篇 logic gates
1,481 篇 computer archite...
1,214 篇 clocks
768 篇 table lookup
691 篇 programmable log...
613 篇 routing
537 篇 signal processin...
519 篇 application soft...
491 篇 random access me...
489 篇 throughput
450 篇 algorithm design...
442 篇 registers
409 篇 fuzzy logic
406 篇 hardware design ...
393 篇 switches
381 篇 software
344 篇 digital signal p...

机构

55 篇 department of co...
37 篇 department of el...
33 篇 school of comput...
29 篇 univ toronto dep...
28 篇 university of ch...
24 篇 imperial college...
24 篇 department of el...
24 篇 xilinx inc. san ...
23 篇 department of el...
23 篇 department of el...
22 篇 fudan univ state...
21 篇 systems and info...
15 篇 nanyang technol ...
15 篇 chitkara univers...
14 篇 imec leuven
14 篇 computer science...
14 篇 department of co...
13 篇 department of el...
13 篇 state key labora...
13 篇 embedded systems...

作者

75 篇 wayne luk
72 篇 luk wayne
29 篇 george a. consta...
28 篇 maruyama tsutomu
26 篇 betz vaughn
25 篇 cheung peter y. ...
25 篇 minoru watanabe
24 篇 wilton steven j....
20 篇 paul chow
20 篇 fahmy suhaib a.
20 篇 ienne paolo
20 篇 wang lingli
19 篇 motoki amagasaki
19 篇 masahiro iida
19 篇 suhaib a. fahmy
17 篇 mohamed abid
17 篇 lysaght patrick
17 篇 watanabe minoru
16 篇 lei he
16 篇 koch andreas

语言

16,553 篇 英文
90 篇 中文
70 篇 其他
3 篇 土耳其文
2 篇 葡萄牙文
2 篇 俄文
1 篇 西班牙文

检索条件"任意字段=International Conference on Field Programmable Logic and Applications"

共 16720 条记录，以下是411-420 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Retcon: Live Updates for Embedded Event-Driven applications 23

Retcon: Live Updates for Embedded Event-Driven Applications

引用

23rd ACM/IEEE international conference on Information Processing in Sensor Networks, IPSN 2024

作者： Watson, Jean-Luc Agrawal, Saharsh Tsang, Ryan Luo, Sherry Popa, Raluca Ada Dutta, Prabal University of California Berkeley United States

ISBN: (纸本)9798350362015

Embedded systems are deeply integrated into critical applications but, despite their importance, lack an effective means to apply over-the-air software patches without significant downtime. Standard mechanisms for firmware updates require device reboots that wipe important in-memory state. Prior efforts have proposed "live"updates to address this problem, applying patches to an embedded application without a reset, but they tackle a limited set of applications or propose a clean-slate design. In this paper, we present Retcon, a live update toolchain for embedded systems that supports a familiar event-driven programming model and does not require application code changes. Retcon leverages static analysis at compile time to determine when it will be safe to update a device. To find safe update points in the presence of complex asynchronous behavior, we define a novel system state, asynchronous quiescence, in which an update can be applied. We evaluate Retcon on a set of embedded event-driven applications - a dual-chamber pacemaker model, a programmable logic controller runtime, an artificial pancreas system, and a sensing node - and demonstrate Retcon's ability to make low-overhead updates in less than one millisecond. © 2024 IEEE.

关键词： Embedded systems

来源：评论

学校读者我要写书评

暂无评论

A Control System for Atomic Fountain Clock Based on field- programmable Gate Array

A Control System for Atomic Fountain Clock Based on Field- P...

引用

2023 Joint conference of the European Frequency and Time Forum and IEEE international Frequency Control Symposium, EFTF/IFCS 2023

作者： Liu, Dandan Ruan, Jun Fan, Sichen Zhang, Hui Bai, Yang Wang, Xinliang Shi, Junru Guan, Yong Zhang, Shougang Chinese Academy of Science National Time Service Center Xi'an710600 China University of Chinese Academy of Sciences Beijing100039 China Chinese Academy of Sciences Key Laboratory of Time and Frequency Primary Standards Xi'an710600 China

ISBN: (纸本)9798350311426

A control hardware for atomic fountain clock based on a field programmable gate array(FPGA) is presented, which can output 20 digital transistor-to-transistor logic(TTL) signals with resolution of 40 ns, 10 arbitrary waveforms and acquire 8 analog signals. Both outputs share same reference clock and trigger signal which ensures that all output signals are output in a synchronized well controlled way with a maximum timing error 500 ns. Moreover, The data acquisition and clock servo function is also integrated on FPGA. FPGA communicates with a PC by Ethernet. All the data are saved at the PC. © 2023 IEEE.

关键词： arbitrary waveforms atomic fountain clock clock servo control hardware FPGA

来源：评论

学校读者我要写书评

暂无评论

Design of a Ping-Pong Game Machine Based on VHDL Language

Design of a Ping-Pong Game Machine Based on VHDL Language

引用

2023 IEEE international conference on Sensors, Electronics and Computer Engineering, ICSECE 2023

作者： Yinuo, Liu Yasong, Zhu Ying, Wang Dalian University of Technology School of Electronics and Automation City Institute Dalian China

ISBN: (纸本)9798350313734

This paper introduces the design of a digital frequency meter using EDA technology, written in Verilog HDL language and simulated with waveform diagrams, and finally completes the design of the top-level file. FPGA, as a programmable logic device, has been widely used in the fields of communication, aviation, medicine, and other fields due to its short development period, low cost, low power consumption, and high reliability. In order to explore more possibilities of FPGA in the field of home entertainment, greater practicality in the gaming industry, and greater macro opportunities in development and application, this paper proposes a Ping-Pong game machine that uses an FPGA chip as the control core and adds a small amount of peripheral circuitry. The game features simple and flexible operation, rich and practical functions, and can meet the needs of different users. It can also be promoted and popularized as a new form of entertainment. VHDL, as a hardware description language for high-speed integrated circuits, is widely used in various standardized hardware description languages for design automation tools. The core goal of this paper is to conceive and implement a Ping-Pong game machine. Through analysis, simulation, and optimization of the game process and related algorithms, the design scheme is finally determined. The knowledge about digital circuits and VHDL language is integrated to form a comprehensive knowledge system, which can basically realize the function of the Ping-Pong game machine and effectively simulate actual Ping-Pong games [1]. © 2023 IEEE.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

A Software-programmable Neural Processing Unit for Graph Neural Network Inference on FPGAs

A Software-Programmable Neural Processing Unit for Graph Neu...

引用

international conference on field programmable logic and applications

作者： Taikun Zhang Andrew Boutros Sergey Gribok Kwadwo Boateng Vaughn Betz Department of Electrical and Computer Engineering University of Toronto Toronto ON Canada Programmable Solutions Group Intel Corporation

ISBN: (数字)9798331530075

ISBN: (纸本)9798331530082

Graph neural networks (GNNs) are a widely-used class of deep learning (DL) models for learning latent representations of graph-structured data for a variety of node/graph-level prediction tasks, some of which require real-time low latency inference. Most existing GNN accelerators rely on preprocessing input graphs on a host/embedded CPU to parallelize computations on different sub-graphs, making them unsuitable for real-time use cases. Others are extremely specialized streaming pipelines for only a specific type of GNN and therefore suffer from long FPGA bitstream compile times when the model is updated and cannot be used in applications that combine GNNs with other classes of DL models. In this work, we enhance the neural processing unit (NPU) FPGA overlay architecture, instruction set, and software stack to support a variety of GNN models. We achieve this without sacrificing the NPU flexibility; our enhanced NPU can be programmed purely through software to accelerate different GNNs or any of its originally supported DL workloads (e.g. MLPs, RNNs, GRUs, LSTMs). In addition, this flexibility enables our NPU software compiler to generate GNN kernels with different performance targets (throughput-optimized vs. latency-optimized) by exploiting different dimensions of compute parallelism on the same overlay architecture. Besides the flexibility benefits, our NPU implemented on an Intel Stratix 10 NX (14 nm) FPGA can process $7.8 \times$ more graphs per second at a similar latency on average compared to a state-of-the-art model-specific FPGA accelerator targeting real-time applications on an AMD Ultrascale+ same-generation FPGA. It also achieves 5.8 $\times$ higher throughput compared to an Nvidia RTX A6000 GPU (8 nm) and $2.6 \times$ lower latency than a state-of-the-art accelerator that combines CPU-based graph preprocessing with AMD Versal (7 nm) fabric and AI engine compute. Finally, we present a case study for using our enhanced NPU in real-time GNNbased multi-input

关键词： Computational modeling Data preprocessing Full stack Computer architecture Throughput Graph neural networks Real-time systems Software Vectors field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Wearable FPGA Platform for Accelerated DSP and AI applications

Wearable FPGA Platform for Accelerated DSP and AI Applicatio...

引用

IEEE international conference on Pervasive Computing and Communications (PerCom)

作者： Roggen, Daniel Cobden, Robert Pouryazdan, Arash Zeeshan, Muhammad Univ Sussex Wearable Technol Lab Brighton E Sussex England

ISBN: (纸本)9781665416474

Some algorithms benefit from a hardware digital logic implantation to achieve higher speed or to meet specific timing requirements, such as in digital signal processing, digital communication, and also when investigating hardware-accelerated machine learning algorithms. We present an extensible, miniature, battery-operated field programmable Gate Array (FPGA) platform for wearable computing and IoT research, based on an Intel MAX10 FPGA. The platform is 30x30mm in size and can be used as a standalone device, or as an extension to a similarly sized microcontroller board, for example to pre-process high-speed data streams in hardware prior to relaying the data to a conventional processor. We present the FPGA board and characterise power consumption, resource usage, and processing speed for the implementation of elementary DSP operations, notably FIR filters. We also carry out a direct comparison of these metrics for the FIR algorithm running on an ARM Cortex M4 processor as well as a soft-core processor synthesized on the FPGA board. The results show that this miniature FPGA platform has sufficient logic gates and computing power for a wide class of digital communication algorithms. The platform hardware and firmware is available on GitHub.

关键词： Wearable computing FPGA embedded computing IoT digital signal processing

来源：评论

学校读者我要写书评

暂无评论

Fitop-Trans: Maximizing Transformer Pipeline Efficiency through Fixed-Length Token Pruning on FPGA

Fitop-Trans: Maximizing Transformer Pipeline Efficiency thro...

引用

international conference on field programmable logic and applications

作者： Kejia Shi Manting Zhang Keqing Zhao Xiaoxing Wu Yang Liu Jun Yu Kun Wang School of Microelectronics Fudan University Shanghai China

ISBN: (数字)9798331530075

ISBN: (纸本)9798331530082

Recent years have witnessed Transformers emerge as a groundbreaking innovation in the Natural Language Processing (NLP) field. Unlike Recurrent Neural Network (RNN) models, Transformers process sequences in parallel, boosting accuracy for longer sequences. However, Transformers face challenges with extended processing time. This is particularly due to the requirement of padding inputs to match the longest sentence in a batch, thereby increasing computational demands. In this paper, we present Fitop-Trans, the first algorithm-hardware co-optimized framework using Fixed-Length Token Pruning strategy while deploying Transformers on FPGA. At the algorithmic level, we propose Fixed-Length Token Pruning. It is a novel pruning method which can maximize hardware efficiency in attention computation, aimed at eliminating unimportant tokens before the first layer. On the hardware side, a token selector is designed for Fixed-Length Token Pruning, which minimizes off-chip memory traffic. In addition, a partitionable Systolic Array (SA) is adopted, which is capable of handling varying input lengths and maximizing Digital Signal Processor (DSP) resource utilization. Furthermore, a scheduling module is designed to optimize hardware resource allocation and enhance pipeline attention throughput. Experimental results reveal that our hardware design on FPGA achieves a speedup of $580 \times$ and $6.39 \times$ in latency compared to Intel Xeon Gold CPU and NVIDIA GeForce RTX 3090.

关键词： Gold Recurrent neural networks Processor scheduling Pipelines Signal processing algorithms Transformers Hardware Natural language processing Resource management field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

FastCaps: A Design Methodology for Accelerating Capsule Network on field programmable Gate Arrays

FastCaps: A Design Methodology for Accelerating Capsule Netw...

引用

international Joint conference on Neural Networks (IJCNN)

作者： Rahoof, Abdul Chaturvedi, Vivek Shafique, Muhammad Indian Inst Technol Palakkad Palakkad India New York Univ Abu Dhabi U Arab Emirates

ISBN: (纸本)9781665488679

Capsule Network (CapsNet) has shown significant improvement in understanding the variation in images along with better generalization ability compared to traditional Convolutional Neural Network (CNN). CapsNet preserves spatial relationship among extracted features and apply dynamic routing to efficiently learn the internal connections between capsules. However, due to the capsule structure and the complexity of the routing mechanism, it is non-trivial to accelerate CapsNet performance in its original form on field programmable Gate Array (FPGA). Most of the existing works on CapsNet have achieved limited acceleration as they implement only the dynamic routing algorithm on FPGA, while considering all the processing steps synergistically is important for real-world applications of Capsule Networks. Towards this, we propose a novel two-step approach that deploys a full-fledged CapsNet on FPGA. First, we prune the network using a novel Look-Ahead Kernel Pruning (LAKP) methodology that uses the sum of look-ahead scores of the model parameters. Next, we simplify the non-linear operations, reorder loops, and parallelize operations of the routing algorithm to reduce CapsNet hardware complexity. To the best of our knowledge, this is the first work accelerating a full-fledged CapsNet on FPGA. Experimental results on the MNIST and F-MNIST datasets (typical in Capsule Network community) show that the proposed LAKP approach achieves an effective compression rate of 99.26% and 98.84%, and achieves a throughput of 82 FPS and 48 FPS on Xilinx PYNQ-Z1 FPGA, respectively. Furthermore, reducing the hardware complexity of the routing algorithm increases the throughput to 1351 FPS and 934 FPS respectively. As corroborated by our results, this work enables highly performance-efficient deployment of CapsNets on low-cost FPGA that are popular in modern edge devices.

关键词： Capsule Network Neural Network Pruning FPGA Hardware Accelerator Deep Learning

来源：评论

学校读者我要写书评

暂无评论

Design and Implementation of an Efficient Vedic Multiplier for Complex Multiplier and Complex MAC Unit in DSP applications 5

Design and Implementation of an Efficient Vedic Multiplier f...

引用

5th IEEE international conference on Communications, Information, Electronic and Energy Systems, CIEES 2024

作者： Ali, Fatima GH. Al-Assfor, Fatemah K. University of Basrah Computer Engineering Department College of Engineering Basra Iraq

ISBN: (纸本)9798350352863

In many applications of digital signal processing (DSP) and communication networks, complex multiplication is essential. The efficiency and speed of complex multiplication have a direct and important effect on the overall performance of these systems. To tackle the challenges mentioned above effectively, the present paper puts forth a proposal for a well-thought-out design and execution of a complex multiplier, integrated with its utilization in a Complex Multiply-Accumulate (Complex -MAC) module featuring various bit-sizes (8-16-32-64). These proposals are based on design improved version of Vedic multiplier (IV-VM) and involves the utilization of a hybrid adder that combines an enhanced Han Carlson adder with a carry-select adder (HHC-CSLA). This hybrid adder is employed to carry out addition operations for complex multiplier, and partial products in the Vedic multiplier VM, as well as for computing the sum of products within the complex MAC unit. Using the Xilinx ISE14.7 tool and VHDL language, the suggested designs are generated in several field-programmable Gate Array (FPGA) families. All designs have shown significant reductions in latency and space utilization across all devices in terms of performance. © 2024 IEEE.

关键词： FORTH (programming language)

来源：评论

学校读者我要写书评

暂无评论

A Survey of FPGA-Based Techniques for High-Performance Gamma Radiation Detection 4

A Survey of FPGA-Based Techniques for High-Performance Gamma...

引用

4th IEEE international conference on Data Engineering and Communication Systems, ICDECS 2024

作者： Anil Kumar, C.S. Hemanth, P. Ganesh, B. Manikya, T. Kanthi, Supreet Likith, B.S. Reva University School of Electronics and Communication Engineering Bengaluru India

ISBN: (纸本)9798350393354

The nucleus of radioactive atoms emits high-energy electromagnetic radiation, known as Gamma Radiation. Because of its penetrating power and capacity to destroy hazardous bacteria. It is used for a variety of applications, such as medical imaging (such as PET scans), industrial applications (such as material testing), and sterilizing. Real-time gamma radiation monitoring is crucial for safety in nuclear facilities and environmental protection, as it allows for immediate detection and response to potential radiation hazards. This research paper explore the Radiation monitoring Technologies, gamma spectroscopy and survey on implementing the FPGA-based radiation detection systems. This work also highlight's the advantages of digital signal processing using FPGA for more informative data analysis, high resolution measurements are possible there as well as pulse discrimination in nuclear spectroscopy. This leads to development in the area of radiation detection and spectroscopy resulting in new opportunities for a better radiation monitoring. © 2024 IEEE.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Design of pulse compression system based on real-time processing FPGA 16

Design of pulse compression system based on real-time proces...

引用

XVI international conference on Pulsed Lasers and Laser applications 2023

作者： Liu, Ruqing Zhu, Jingguo Li, Feng Jiang, Yan Hu, Tao Jiang, Chenghao Institute of Microelectronics The Chinese Academy of Sciences Haidian Beijing10029 China

ISBN: (纸本)9781510671386

Aiming at the problem of high laser power requirements in the long-distance application of LiDAR, combined with the advantages of long-distance detection capability of linear frequency modulation continuous wave, this paper proposes a pulse compression real-time processing technology based on LiDAR data module FPGA. Matlab software is used for parameter simulation, and then FPGA algorithm is used to implement the real-time frequency domain pulse compression processing. By comparing verilog simulation and Matlab simulation results, the feasibility of digital pulse compression real-time processing system design in this paper is verified. © 2023 SPIE

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共500页 << < 38 39 40 41 42 43 44 45 46 47 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：