Cloud computing is becoming more popular in domains where previously hardware-based bare metal implementations dominated the field of computation workloads such as the automation and process industry. A variety of sta...
Cloud computing is becoming more popular in domains where previously hardware-based bare metal implementations dominated the field of computation workloads such as the automation and process industry. A variety of stateful applications exist that will require high availability on cloud infrastructures while also meeting the hard real-time requirements in the millisecond area of their superimposed processes, e.g., virtualized programmablelogic controllers (vPLCs) and artificial intelligence inference services. This paper presents an approach for stateful applications on distributed systems to meet the application’s requirements in failover scenarios through state synchronization by means of Remote Direct Memory Access (RDMA). Experimental results with a software PLC confirm the effectiveness of the described approach in comparison to UDP-based synchronization, reducing the average synchronization time by up to 99.39%. The concept is suitable for applications on virtual machines and containers and might be an enabler for virtualization of real-time critical applications such as control functions in the automation and process industry.
Two-axis gimbal is widely used in various industries, through the control of the motor in the gimbal to achieve the gimbal's attitude changes, the motor control directly affects the stability of the gimbal, accura...
详细信息
ISBN:
(数字)9798350356328
ISBN:
(纸本)9798350356335
Two-axis gimbal is widely used in various industries, through the control of the motor in the gimbal to achieve the gimbal's attitude changes, the motor control directly affects the stability of the gimbal, accuracy and flexibility. However, most of the existing two-axis gimbal motor control Microcontroller Unit (MCU) as the main control, MCU needs to deal with complex algorithms and the face of the sensor data interaction, the system latency is large, the real-time response time of the gimbal becomes slower. To address these issues, this paper proposes a two-axis gimbal motor control on fieldprogrammable Gate Array (FPGA), first of all, the overall control framework design, and then sub-module design and verify the correctness of the logic, and finally tested on the FPGA development board. The experimental results show that the gimbal motor has good control performance and fast response time.
In this study, we explore the potential of pre-trained deep learning models, proposing a new approach that emphasizes their reusability and adaptability. Our framework, termed "customizable" deep learning, f...
详细信息
FPGAs are efficient at dataflow applications, as demonstrated in various application domains, including machine learning, communication, and image processing. In this demo, we accelerate database management operations...
详细信息
FPGAs are efficient at dataflow applications, as demonstrated in various application domains, including machine learning, communication, and image processing. In this demo, we accelerate database management operations transparently to the user by stitching together partially reconfigurable stream processing modules that implement database operators. Our runtime system orchestrates this, which builds custom pipelines according to runtime conditions. This demo will showcase an acceleration of SQL queries using our dynamic stream processing system running on a ZCU102 FPGA board.
Multiplication plays the key role in digital signal processing, digital image processing, mobile computing, very large-scale integration (VLSI), embedded systems and several other fields. To obtain better, accurate an...
详细信息
Efficient depth image reconstruction from sparse samples is crucial for machine perception applications, such as robotics, vehicle assistance and autonomy. It demands fast processing speed with low power consumption f...
详细信息
This paper provides a comprehensive overview of the latest fieldprogrammable Gate Array (FPGA) technologies that are being used to enhance smart and sustainable agriculture practices. The review was conducted using t...
详细信息
Software model checking has recently started to be applied in the verification of programmablelogic controller (PLC) programs. It works efficiently when the number of input variables is limited, their interaction is ...
详细信息
ISBN:
(纸本)9781450391276
Software model checking has recently started to be applied in the verification of programmablelogic controller (PLC) programs. It works efficiently when the number of input variables is limited, their interaction is small and, thus, the number of states the program can reach is not large. As observed in the large code base of the CERN industrial PLC applications, this is usually not the case: it thus leads to the well-known state-space explosion problem, making it impossible to perform model checking. One of the main reasons that causes state-space explosion is the inclusion of numeric variables due to the wide range of values they can take. In this paper, we propose an approach to discretize PLC input numeric variables (modelled as non-deterministic). This discretization is complemented with a set of transformations on the control-flow automaton that models the PLC program so that no extra behaviours are added. This approach is then quantitatively evaluated with a set of empirical tests using the PLC model checking framework PLCverif and three different state-of-the-art model checkers (CBMC, nuXmv, and Theta), showing beneficial results for BDD-based model checkers.
The traditional cache-based multi-core architecture represented by CUDA has been plagued by the “memory wall” problem, and a large number of applications represented by large language model inference are unable to m...
详细信息
ISBN:
(数字)9798331530075
ISBN:
(纸本)9798331530082
The traditional cache-based multi-core architecture represented by CUDA has been plagued by the “memory wall” problem, and a large number of applications represented by large language model inference are unable to meet the high computational intensity requirements. The Versal AI Engine architecture provides a variety of rich inter-core connections in the processor array, increasing many data reuse opportunities and potentially alleviating the “memory wall” issue. However, traditional parallel programming models cannot be directly applied to this architecture, and how to map computations to achieve high computational utilization becomes a new challenge. To address this, we propose AMA, a hierarchical performance analysis model built on the Versal AI Engine architecture, designed to maximize the efficiency of typical deep learning applications. Experiments show that AMA modeling is accurate and efficient. On the VCK190 platform, we achieved a matrix multiplication throughput of 5867.29 GFLOPS in fp32 and 88.55 TOPS in int8, and a convolution throughput of 99.6770 TOPS. In terms of energy efficiency, AMA achieved 142.68 GFLOPS/W in fp32 precision and 1.416 TOPS/W in int8 matrix multiplication. Compared to the current state-of-the-art methods, we achieved a $\mathbf{1 4. 9 9 \%}$ increase in throughput and a 22.92% increase in energy efficiency, providing new analytical performance model and practical guidance for efficient deep learning deployment on AI Engine.
We introduce SERVE, a cloud platform for agile hardware software co-design, with cloud IDE and cloud FPGAs integrated. SERVE enables users to focus on logic designs, without facing the hassle of setting up FPGA tools ...
详细信息
We introduce SERVE, a cloud platform for agile hardware software co-design, with cloud IDE and cloud FPGAs integrated. SERVE enables users to focus on logic designs, without facing the hassle of setting up FPGA tools and development environment. Users can write and simulate hardware logic in the cloud IDE and then generate bitstream files through a Continuous Integration (CI) pipeline. Finally, the bitstream files are deployed on an FPGA board. A great amount of testbenches will be executed to ensure the correctness of the hardware logic. We will demo a workflow of modifying a RISC- V processor and getting the design change quickly evaluated using SERVE.
暂无评论