In addressing the issue of gradually attenuating amplitude of underwater acoustic signals received by hydrophones, this paper presents a feedforward digital automatic gain control (AGC) system based on a table lookup ...
详细信息
Reconfigurable devices are gaining increasing attention as a viable alternative and supplementary solution to traditional CMOS technology. In this paper, we develop a more efficient 2-input look-up table (LUT) based o...
详细信息
ISBN:
(纸本)9798350387186;9798350387179
Reconfigurable devices are gaining increasing attention as a viable alternative and supplementary solution to traditional CMOS technology. In this paper, we develop a more efficient 2-input look-up table (LUT) based on the reconfigurable field-effect transistors (RFETs), leading to a smaller transistor usage and a smaller critical path delay. The cells are organized into regular matrices, known as MClusters, with a fixed interconnection pattern to replace LUTs in field-programmable gate arrays (FPGAs). To improve the efficiency of utilizing this structure, we design a SAT-based delay-aware packing algorithm to better utilize logical gates for the MCluster structure. Finally, we combine this algorithm with FPGA simulation tools to form a comprehensive benchmarking flow. A series of benchmark tests show that under the optimal design, up to 35% and 30% reduction can be achieved in delay and energy-delay product (EDP), respectively, compared to the traditional CMOS FPGAs.
FPGAs for hardware acceleration face several issues in their adoption by the emerging AI embedded software community, mainly due to the difficulty of getting started in the field. To address these issues, FPGA vendors...
详细信息
ISBN:
(纸本)9798350377217;9798350377200
FPGAs for hardware acceleration face several issues in their adoption by the emerging AI embedded software community, mainly due to the difficulty of getting started in the field. To address these issues, FPGA vendors have tried to simplify and combine workflows to make them user-friendly. This has also impacted the runtime libraries used on Linux to allow user space applications to interact with FPGA programmable logic. However, this approach can result in suboptimal results, given the added overhead in single-purpose applications in an attempt to generalise the runtime libraries. This work presents CYNQ Runtime Library, a simplistic and API-agnostic C/C++ runtime library with the ease of PYNQ and the efficiency of C++ and XRT. In comparison to most popular runtime libraries for AMD FPGAs, our work outperforms PYNQ and XRT with more than 5.34x speedup in execution latency and more than 1.20x in large workloads than XRT, which poses a better scenario for high-performance single-purpose applications.
Movement control in autonomous robots requires low-power, real-time models, especially for bio-mimetic locomotion in challenging terrains. Human intervention is often impractical in such environments, making specializ...
详细信息
Deep neural networks have been crucial in several recent developments in artificial intelligence and big data technology, including natural language processing, speech recognition, and computer vision. Given the numer...
详细信息
With the rise of the intelligent manufacturing industry, industrial robots have also become a new development trend in today's industrial production and manufacturing technology. To understand and enhance the leve...
详细信息
With the progress of Integrated Circuit technology and the multiple needs of human for scalar and reconfigurable operations in intelligent electronic system, a new chip architecture combining traditional FPGA and embe...
详细信息
We present a fully parallel digital memcomputing solver implemented on a field-programmable gate array (FPGA) board. For this purpose, we have designed an FPGA code that solves the ordinary differential equations asso...
详细信息
ISBN:
(纸本)9798350387186;9798350387179
We present a fully parallel digital memcomputing solver implemented on a field-programmable gate array (FPGA) board. For this purpose, we have designed an FPGA code that solves the ordinary differential equations associated with digital memcomputing in parallel. A feature of the code is the use of only integer-type variables and integer constants to enhance optimization. Consequently, each integration step in our solver is executed in 96 ns. This method was utilized for difficult instances of the Boolean satisfiability (SAT) problem close to a phase transition, involving up to about 150 variables. Our results demonstrate that the parallel implementation reduces the scaling exponent by about 1 compared to a sequential C++ code on a standard computer. Additionally, compared to C++ code, we observed a time-to-solution advantage of about three orders of magnitude. Given the limitations of FPGA resources, the current implementation of digital memcomputing will be especially useful for solving compact but challenging problems.
The Internet-of-Things (IoT) constitute a network of millions of devices interconnected through the internet to facilitate data transfer amongst themselves. This network, along with the devices involved in it, is vuln...
详细信息
ISBN:
(纸本)9798350330656;9798350330649
The Internet-of-Things (IoT) constitute a network of millions of devices interconnected through the internet to facilitate data transfer amongst themselves. This network, along with the devices involved in it, is vulnerable to various cyber threats, due to its high utilization. Consequently, notable research is being conducted to enhance the security of IoT devices and networks. The state-of-the-art, however, still lacks a reliable solution against insider threats in the IoT network. This paper introduces a zero-trust architecture implemented by blockchain and ring oscillator physical unclonable functions (ROPUFs) to bolster the security of IoT devices and networks. The zero trust policies are inspired by the tenets outlined by the National Institute of Standards and technology. The unique challenge response pairs generated by ROPUFs are utilized to validate the FPGAs. Blockchain features, such as smart contracts, tracking and tracing capabilities, and immutability, are employed for user authentication and access control. To assess the successful implementation of the proposed technique, a case study of an image file transfer between two users is presented. This scenario is effectively simulated using the Ganache framework provided by the Truffle suite. For implementing the ROPUF, Artix 7 Xilinx FPGA mounted on Nexys 4 Digilent board is used. The blockchain smart contract for this investigation is developed using the Solidity language.
暂无评论