Building the hardware for a high-performance distributed computer system is a lot easier than building its software. The authors describe a model for programming distributed systems based on abstract data types that c...
详细信息
This paper studies the problem of allocating the interacting task modules, of a parallel program, to the heterogeneous processors in a parallel architecture. The goal is to provide a load balanced allocation which min...
详细信息
Lee's (1961) maze-routing algorithm has been a popular method for routing wires in VLSI circuits. It can also be applied to a variety of other problems, such as robot path planning. Although the algorithm is simpl...
详细信息
To enhance performance on shared memory multiprocessors, various techniques have been proposed to reduce the latency of memory accesses, including pipelining of accesses, out-of-order execution of accesses, and branch...
详细信息
The authors are concerned with dynamic programming (DP) algorithms whose solution is given by a recurrence relation similar to that for the matrix parenthesization problem. Guibas, Kung and Thompson (1979), presented ...
详细信息
In the field of parallel processing, there is a great diversity of languages and architectures which become obsolete at a rapid pace. In this environment, portability is an important issue. Unfortunately, most paralle...
详细信息
In the field of parallel processing, there is a great diversity of languages and architectures which become obsolete at a rapid pace. In this environment, portability is an important issue. Unfortunately, most parallel languages are not portable. This portability problem can be solved using a virtual machine approach. In this approach, front-end translators translate various parallel source languages into code for a virtual machine. Back-end translators translate the virtual machine code into executable codes for a variety of parallelarchitectures. The Virtual Machine for parallel Processing (VMPP) is designed to provide portability for a variety of high-level parallelprogramming languages without significantly sacrificing performance.< >
Embedded multiprocessor architectures present different constraints, and therefore challenges to the problems of partitioning and mapping parallel programs. They must typically optimize throughput and/or latency while...
详细信息
Embedded multiprocessor architectures present different constraints, and therefore challenges to the problems of partitioning and mapping parallel programs. They must typically optimize throughput and/or latency while satisfying placement, memory, and processor throughput constraints. This paper describes the algorithms, organization, and application of Genie - a set of tools for the partitioning and mapping of parallel programs for embedded multiprocessor architectures under such constraints. At one end Genie is tightly coupled into a commercial software development environment - Teamwork SA/RT. At the other it presents an interface to simulation and modeling tools. A example is presented of the application of this environment to an existing real-time embedded application - autonomous underwater vehicle (AUV).< >
Reducing communication overhead has been widely recognized as a requirement for achieving efficient mappings which substantially reduce the execution time of parallel algorithms. This paper presents an iterative heuri...
详细信息
Reducing communication overhead has been widely recognized as a requirement for achieving efficient mappings which substantially reduce the execution time of parallel algorithms. This paper presents an iterative heuristic for static mapping of parallel algorithms to architectures. Special attention is given to measuring and reducing channel contention. Experimental results are used to show the effects of channel contention for packet-switched networks and the improvement realized by the authors' heuristic. They also present preliminary results for wormhole-routed networks.< >
The approach taken in the Triton project is to let a high-level machine-independent parallelprogramming language drive the design of parallel hardware. This approach permits machine-independent parallel programs to b...
详细信息
The approach taken in the Triton project is to let a high-level machine-independent parallelprogramming language drive the design of parallel hardware. This approach permits machine-independent parallel programs to be compiled into efficient machine code. The main results are as follows: (1) The parallelprogramming language Modula-2* extends Modula-2 with constructs for expressing a wide range of parallel algorithms in a high-level, portable, and readable way. (2) Techniques are used for efficiently translating Modula-2* programs to several modern parallelarchitectures and deriving recommendations for future parallel machine architectures. (3) Triton/1 is a scalable, mixed-mode SIMD/MIMD parallel computer with a highly efficient communications network. It overcomes several deficiencies of current parallel hardware and adequately supports high-level parallel languages.< >
The proceedings contain 26 papers. The special focus in this conference is on Computer Performance Modeling, Measurement and Evaluation. The topics include: parallel simulation;properties and analysis of queueing netw...
ISBN:
(纸本)9783540572978
The proceedings contain 26 papers. The special focus in this conference is on Computer Performance Modeling, Measurement and Evaluation. The topics include: parallel simulation;properties and analysis of queueing network models with finite capacities;performance analysis and optimization with the power-series algorithm;multiprocessor and distributed system design;response time distributions in queueing network models;fast simulation of rare events in queueing and reliability models;an inlxoduction to modeling dynamic behavior with time series analysis;issues in trace-driven simulation;maximum entropy analysis of queueing network models;performance modeling using DSPN express;relaxation for massively parallel discrete event simulation;an overview of tes processes and modeling methodology;performance engineering of client-server systems;queueing networks with finite capacities;performance instrumentation techniques for parallel systems;a survey of bottleneck analysis in closed networks of queues;software performance engineering;performance measurement using system monitors;providing quality of service packet switched networks;dependability and performability analysis;architectures and algorithms for digital multimedia on-demand servers;analysis and control of polling systems;modeling and analysis of transaction processing systems.
暂无评论