This work presents two approaches for computing the number of functional units in hardware/softwarecodesign context, The proposed hardware/softwarecodesign framework uses Petri net as common formalism for performing...
详细信息
ISBN:
(纸本)0780365836
This work presents two approaches for computing the number of functional units in hardware/softwarecodesign context, The proposed hardware/softwarecodesign framework uses Petri net as common formalism for performing quantitative and qualitative analysis. The use of Petri net as an intermediate format allows to analyze properties of the specification and formally compute performance indices which are used in the partitioning process. This paper is devoted to describe the algorithms for functional unit estimation. This work also proposes a method of extending the Petri net model in order to take into account causal constraints provided by the designers. However, an overview of the general hardware/softwarecodesign method is also presented.
HW/SW codesign and Reconfigurable Computing are commonly used methodologies for digital systems design. However, no previous work has been carried out in order to define a run-rime HW/SW codesign methodology for dynam...
详细信息
ISBN:
(纸本)0769507654;0769507662
HW/SW codesign and Reconfigurable Computing are commonly used methodologies for digital systems design. However, no previous work has been carried out in order to define a run-rime HW/SW codesign methodology for dynamically reconfigurable architectures. Besides, all previous approaches to reconfigurable computing context scheduling are based on static scheduling techniques. In this paper we present a run-time HW/SW codesign methodology for discrete evens systems using dynamically reconfigurable architectures and a dynamic approach to reconfigurable computing multi-context scheduling. We have applied our methodology to software acceleration, and present the obtained results.
The specification of an embedded system at system level together with co-joint hardware/softwaresynthesis is a goal of many rapid prototyping projects. SDL has been proposed as a formal and abstract specification lan...
详细信息
ISBN:
(纸本)0769507662
The specification of an embedded system at system level together with co-joint hardware/softwaresynthesis is a goal of many rapid prototyping projects. SDL has been proposed as a formal and abstract specification language will suited for this purpose. The implementation of SDL's asynchronous communication model in application specific hardware, however, is un-proportionally expensive in terms of area and response time. This paper discusses the efficiency of the server model - the implementation model used in all known codesign approaches based on SDL - and compares it with an alternative implementation model for SDL known from software, the activity thread model. In a known from software, the activity thread model. In a combination of both implementation stategies, the communication and synchronization overhead for each application can be minimized, and an efficient implementation on distributed architectures realized. The integration in an existing rapid prototyping design process ins presented as well as results gained from application examples.
We present ct way to perform hardware/software partitioning of multirate systems based on static priority scheduling theory. The;problem is described by a set of interacting concurrent tasks. Each task is characterize...
详细信息
ISBN:
(纸本)0769506682
We present ct way to perform hardware/software partitioning of multirate systems based on static priority scheduling theory. The;problem is described by a set of interacting concurrent tasks. Each task is characterized by the lower bound on, the time between successive arrivals of task, a deadline, and a dataflow graph describing the computation to be performed on Each invocation. All the tasks are implemented as threads executing on a single processor and scheduled according to a static deadline monotonic priority. Atl the tasks must meet their deadline. To this aim, threads may be accelerated by mopping the corresponding tasks to an associated ASIC(1) coprocessor. The problem addressed by this paper is to reducer the the coprocessor hardware cost required by the tasks to meet their deadlines. The coprocessor synthesis is modeled as a partitioning problem.
In this paper we present an automated approach to communication architecture synthesis with real-time constraints. Based on a pre-partitioned hardware/software specification find given communication constraints a thor...
详细信息
ISBN:
(纸本)0769506682
In this paper we present an automated approach to communication architecture synthesis with real-time constraints. Based on a pre-partitioned hardware/software specification find given communication constraints a thorough analysis of different communication structures is carried out using performance models of communication links to determine an optimized communication architecture. The complete hardware/softwaresystem will be emulated as an architecture-precise prototype on a real-time platform to verify the derived communication architecture as well as the hardware/software partitioning(1).
With increasing complexity of electronic systems, automation tools are dominating the design activities. Though there has been marked progress towards hardwaresynthesis and softwaresynthesis independently, interface...
详细信息
With increasing complexity of electronic systems, automation tools are dominating the design activities. Though there has been marked progress towards hardwaresynthesis and softwaresynthesis independently, interface synthesis still remains a troublesome issue for large systems due to its inherent intricacies. We present the interface synthesis problem in a general codesign environment, discuss the issues involved and highlight possible strategies for solving it. The paper also presents a survey of some approaches for interface synthesis and compares them in a broad framework.
The codesign of embedded real-time signal processing systems is complex. In certain application domains requiring high computational throughput, this complexity is due to the need to employing parallel processing and ...
详细信息
ISBN:
(纸本)1581133383
The codesign of embedded real-time signal processing systems is complex. In certain application domains requiring high computational throughput, this complexity is due to the need to employing parallel processing and perhaps using heterogeneous processors. The use of commercial-off-the-shelf (COTS) multiprocessor (MP) hardware and software can reduce codesign complexity. Further complexity reduction can be obtained with emerging synthesis frameworks, which can generate deployable code by leveraging vendor communication and computation libraries. However, these synthesis frameworks are inadequate in providing a sound specification and design methodology (SDM) because they require the designer to first choose the implementation target before specification and design exploration. We have developed a new SDM known as MAGIC that allows the designer to capture the specification in an executable model that can then be used in design exploration to find the optimal COTS MP technology and architecture before committing to that technology. The MAGIC SDM exploits emerging open-standards based VSIPL computation middleware and MPI communication middleware to provide connectivity between specification and design with synthesis frameworks for implementation. This SDM is also shown to be applicable to the system-on-chip (SOC) domain, especially as embodied in a new framework called Virtual Component Co-design from Cadence Design systems.
The complexity of modern embedded systems requires the cooperation of several reams belonging to different cultures and using different languages as well as the reuse of software, hardware and communication IP modules...
详细信息
ISBN:
(纸本)0769508014
The complexity of modern embedded systems requires the cooperation of several reams belonging to different cultures and using different languages as well as the reuse of software, hardware and communication IP modules at the early design steps. The key issue for the design of such systems is the overall system validation and the synthesis of the communication between the different subsystems. In this paper, we focus on the problem of multi-level communication synthesis and show the results of the application of this methodology on an example. Designers get feedback at all design steps via the cosimulation engine that permits fast evaluation.
This paper proposes a system for the automatic hardware design of neural networks based on cooperative co evolutionnary paradigms and multiple reconfigurable devices. Our system is composed of logic synthesis tool, mu...
详细信息
ISBN:
(纸本)0780358120
This paper proposes a system for the automatic hardware design of neural networks based on cooperative co evolutionnary paradigms and multiple reconfigurable devices. Our system is composed of logic synthesis tool, multiple reconfigurable devices and an embedded processor executing the co evolutionnary algorithm. The partitionning of the engineering design process follows current practices ill hardware/software co design based on both information on arrival rate lambda of requests and the service time mu of the reconfigurable Devices. The system is suitable under some conditions for industrial applications as a reactive system but also because it can be connected to multiple systems in a totally networked industrial environment which allows download of the same hardware configuration on multiple on line devices.
The design of modern high-performance embedded systems is challenging, power and size constraints limit hardware size, while performance requirements demand algorithm-specific architectures. A model-integrated approac...
详细信息
ISBN:
(纸本)0780365836
The design of modern high-performance embedded systems is challenging, power and size constraints limit hardware size, while performance requirements demand algorithm-specific architectures. A model-integrated approach can be used in the design capture and synthesis of these systems. A domain-specific graphical system design environment allows the capture of system requirements, design information and alternatives, and of available processing resources in the form of models. A model interpretation process generates architecture specifications and compilable code. A typical first step in designing complex systems is to develop a simulation-based prototype. After functional verification of the prototype, system components are implemented, each tailored to a particular target platform. Only after all components are implemented can system integration be addressed, often uncovering inconsistencies between components and forcing costly redesign. This paper describes an extension of a model-integrated design environment and runtime system. Simulation-based components are included in system models. A simulation engine is interfaced to a runtime environment, allowing simulation components to run "in the loop" with non-simulation based components. The extended environment allows prototype synthesis from system models and automates the integration of implemented components into the system. Further, the extended environment provides the designer with a powerful visualization and debugging tool.
暂无评论