This paper describes a hardware/softwarecodesign strategy for fuzzy control systems implementation using FPGAs. The main contribution of the paper consists of a methodology for joint development of hardware and softw...
详细信息
ISBN:
(纸本)9789898425003
This paper describes a hardware/softwarecodesign strategy for fuzzy control systems implementation using FPGAs. The main contribution of the paper consists of a methodology for joint development of hardware and software components intended for rapid and verifiable design of a fuzzy control system. The design flow combines specific tools for fuzzy inference systems included in the XFuzzy environment, simulation and modelling tools from Matlab and FPGA synthesis, and implementation tools provided by Xilinx. The advantages of this proposal are described in section 4 as it is used for the control system development of an autonomous vehicle.
In 2010, a wave of consolidation swept over the Electronic system Level (ESL) design industry. It brought ESL providers together with mainstream EDA houses and created opportunities for new ESL ventures. This paper co...
详细信息
ISBN:
(纸本)9781605589053
In 2010, a wave of consolidation swept over the Electronic system Level (ESL) design industry. It brought ESL providers together with mainstream EDA houses and created opportunities for new ESL ventures. This paper contains short summaries of presentations in a special session focusing on the future of ESL. The session has two goals: the first is to present the state of the art in ESL tools and practice and, second, share a vision of the technical challenges that the next generation of ESL companies should address. The session includes a mix of perspectives from both ESL solution vendors and end-users and touches all all four ESL use cases: software virtual platforms, performance analysis, high level synthesis and verification.
This special session aims to introduce to the hardware/softwarecodesign community challenges and opportunities in designing high performance computing (HPC) systems. Though embedded system design and HPC system desig...
详细信息
This paper presents the hardware-software co-design platform based on FPGA developed for fast prototyping of embedded systems using hardware modules that can be easily connected and "driver" modules that can...
详细信息
ISBN:
(纸本)9781424470198
This paper presents the hardware-software co-design platform based on FPGA developed for fast prototyping of embedded systems using hardware modules that can be easily connected and "driver" modules that can manage I/O devices and sensors basic behavior. Having this framework, adding of a new I/O peripheral needs only design and synthesis of an application specific VHDL or software module. Using neural networks (NN) to add learning capabilities and adaptive behavior is essential for an intelligent system and the use of FPGA is an important feature in terms of their hardware implementation. The designed architecture allows the insertion of intelligent interface based on neural networks created with this type of modules. This platform is based on low cost general purpose FPGA boards without need for hardware design.
In this work we proposed the design, simulation and synthesis of a hardware that performs the Independent Component Analysis (ICA) in a reconfigurable hardware platform, more specifically a FPGA. The simulation of the...
详细信息
ISBN:
(纸本)9781934272886
In this work we proposed the design, simulation and synthesis of a hardware that performs the Independent Component Analysis (ICA) in a reconfigurable hardware platform, more specifically a FPGA. The simulation of the hardware was done by models implemented in Simulink environment and the synthesis was possible through the Altera system-level design software DSP Builder, that contains specific FPGA blocks that can be synthesized in hardware. In order to validate the hardware, manually generated data and real electroencephalogram signals were used in the experiments.
The complexity of modern interconnect architecture design requires highly accurate and rapid simulation environments. FPGA-based emulators have been proposed as an alternative to software cycle-accurate simulators, pr...
详细信息
ISBN:
(纸本)9781424464708
The complexity of modern interconnect architecture design requires highly accurate and rapid simulation environments. FPGA-based emulators have been proposed as an alternative to software cycle-accurate simulators, preserving maximum accuracy and reasonable simulation times. However, the potential speedup is reduced by the time overhead needed for RTL synthesis/implementation. This paper proposes runtime reconfiguration of the architecture to push the hardware emulation one step further, by reducing the number of FPGA implementation processes to be run. To this aim, this work presents an algorithm that synthesizes, for a set of candidate architectural configurations, a connection topology capable of reconfiguring itself via software to emulate all the design space points under evaluation. We present the actual reconfiguration algorithm, the CAD tools and the hardware mechanisms that implement it. The design capabilities provided by this approach are evaluated with a design space exploration case study.
The proceedings contain 28 papers. The topics discussed include: design contest overview: combined architecture for network stream categorization and intrusion detection (CANSCID);a regular expression matching using n...
ISBN:
(纸本)9781424478859
The proceedings contain 28 papers. The topics discussed include: design contest overview: combined architecture for network stream categorization and intrusion detection (CANSCID);a regular expression matching using non-deterministic finite automation;numerical stability analysis of floating-point computations using software model checking;ATLAS: automatic term-level abstraction of RTL designs;a flexible schema for generating explanations in lazy theory propagation;a design flow based on modular refinement;systematic testing for control applications;compilation of imperative synchronous programs with refined clocks;minimizing back pressure for latency insensitive systemsynthesis;predictable multithreading of embedded applications using PRET-C;and power emulation: methodology and applications for HW/SW power optimization.
High-level synthesis (HLS) offers the prospect of improving the productivity digital system design and the quality of the resulting implementations. Designing at higher levels of abstraction is a natural way for copin...
详细信息
The proceedings contain 40 papers. The topics discussed include: rank based dynamic voltage and frequency scaling for tiled graphics processors;intermediate fabrics: virtual architectures for circuit portability and f...
ISBN:
(纸本)9781605589053
The proceedings contain 40 papers. The topics discussed include: rank based dynamic voltage and frequency scaling for tiled graphics processors;intermediate fabrics: virtual architectures for circuit portability and fast placement and routing;an elastic software cache with fast prefetching for motion compensation in video decoding;verification of dynamically reconfigurable embedded systems by model transformation rules;hardware/software optimization of error detection implementation for real-time embedded systems;scheduling garbage collection in real-time systems;hardware/software co-design for high performance computing: challenges and opportunities;exploring programming model-driven QoS support for NoC-based platforms;optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications;power aware SID-based simulator for embedded multicore DSP subsystems;and statistical approach in a system level methodology to deal with process variation.
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance demands of embedded applications. In recent customized processors, hardwa...
详细信息
暂无评论