The proceedings contain 23 papers. The topics discussed include: a mixed hardware-software approach to flexible artificial neural network training on FPGA;high-speed FPGA-based implementations of a genetic algorithm;h...
ISBN:
(纸本)9781424445011
The proceedings contain 23 papers. The topics discussed include: a mixed hardware-software approach to flexible artificial neural network training on FPGA;high-speed FPGA-based implementations of a genetic algorithm;high-level synthesis for the design of FPGA-based signal processing systems;a physical-level study of the compacted matrix instruction scheduler for dynamically-scheduled superscalar processors;instruction-based reuse-distance prediction for effective cache management;adaptive simulation sampling using an autoregressive framework;an emulation-based real-time power profiling unit for embedded software;generation and calibration of compositional performance analysis models for multi-processor systems;performance evaluation of concurrently executing parallel applications on multi-processor systems;and multi-processor system-on-chip design space exploration based on multi-level modeling techniques.
In this paper, we propose a novel hardware-softwarecodesign technique of network protocol stacks on a SoC (system on chip) platform for providing the QoS (quality of service) functionality. We address that the codesi...
详细信息
In this paper, we propose a novel hardware-softwarecodesign technique of network protocol stacks on a SoC (system on chip) platform for providing the QoS (quality of service) functionality. We address that the codesign should guarantee the real-time performance of periodic packets and minimize the average response time of aperiodic packets in order to provide the QoS functionality. We present the following three mechanisms to resolve this issue: 1) task decomposition technique of a network protocol suite into hardware and software tasks, 2) a communication channel between heterogeneous tasks, 3) fine-grained and coarse-grained real-time processing simultaneously for application-specific real-time requirements. A case study based on experiments is conducted to illustrate the efficiency of the proposed technique by implementing it on the commercial SoC platform embedded with the Altera's Excalibur EPXA4 including ARM922T core and 400K gates of programmable logic.
An automatic ultrasonic phased array inspection system used for nondestructive testing (NDT) of pipeline girth weld is developed. The linear phased array transducer is optimized by numerical analysis based on a mathem...
详细信息
ISBN:
(纸本)9781424426928
An automatic ultrasonic phased array inspection system used for nondestructive testing (NDT) of pipeline girth weld is developed. The linear phased array transducer is optimized by numerical analysis based on a mathematical model. Then hardware and software designs of the system are presented, realizing dynamically focusing in the detection area. A series of technological difficulties are solved. Finally, an automatic flaw detection testing platform on pipeline girth weld is set up. Experimental results illustrate the transducer optimum design improves system performance and the system has good capabilities of ultrasonic transmitting and echo synthesis, greatly improving testing flexibility and testing speed whereas reducing the system's volume and weight. It can be extended to inspect an object with rough surface or irregular structure in industrial NDT field.
In this paper, an FPGA-based design and implementation of a high-performance video processing platform (VPP) is presented. A hardware/softwarecodesignsystem is proposed on Xilinx Virtex II Pro FPGA to realize comple...
详细信息
In this paper, an FPGA-based design and implementation of a high-performance video processing platform (VPP) is presented. A hardware/softwarecodesignsystem is proposed on Xilinx Virtex II Pro FPGA to realize complex algorithms for real-time image and video processing. This paper presents the framework of the VPP, discusses the architectural building blocks and FPGA synthesis results. Each hardware (custom accelerator blocks) and software (code running on an embedded CPU core) component is described comprehensively, laying the foundation for an adaptable and modular embedded system. As a case study, a real-time motion detection algorithm is implemented, demonstrating the feasibility of the proposed platform. Additional hardware accelerators can be easily plugged-in to the system for desired processing engines. VPP can be a robust, cost-effective solution for a broad range of multimedia applications including broadcasting and streaming video, video on-demand, video encoding/decoding, surveillance, detection and recognition.
Mission-critical embedded software performs the core processing logic for pervasive systems that affect people and enterprises everyday, ranging from aerospace systems to financial markets to automotive systems. In or...
详细信息
ISBN:
(数字)9783642016806
ISBN:
(纸本)9783642016790
Mission-critical embedded software performs the core processing logic for pervasive systems that affect people and enterprises everyday, ranging from aerospace systems to financial markets to automotive systems. In order to function properly, these embedded softwaresystems rely on and are highly interdependent with other hardware and softwaresystems. This research identifies design principles for large-scale mission-critical embedded software and investigates their application in development strategies, architectures, and techniques. We have examined actual embedded softwaresystems from two different problem domains, advanced robotic spacecraft and financial market systems, and these analyses established the foundations for these design principles. Both system types embody solutions that respond to detailed specifications defined and modeled with heavy user involvement. Both system types possess mission-critical logic represented using state machines and other structured techniques. They both use a layered architecture approach with a foundation that provides infrastructure services, a layer with a simple set of foreground and background tasks, a layer with deterministic synchronous processing steps, and a layer with event-driven monitoring, commanding, and sequencing capabilities. The architectural approach supports a domain-specific command sequencing macro language that defines table-driven executable specifications and enables developers to work at higher abstraction levels throughout the lifecycle. The architectural approach also facilitates extensibility, reuse, and portability across multi-processor execution environments. The systems rely on extensive built-in self-tests, invariants, and redundant calculations that assess states and detect faults. From a development standpoint, both systems use risk-driven incremental lifecycles, system modeling, end-to-end prototyping, and statistical analysis of development processes. Based on insights gained from embed
Moore's Law has precipitated a crisis in the creation of hardwaresystems (ASICs and FPGAs)-how to design such enormously complex concurrent systems quickly, reliably and affordably? At the same time, portable dev...
详细信息
ISBN:
(纸本)9781605584942
Moore's Law has precipitated a crisis in the creation of hardwaresystems (ASICs and FPGAs)-how to design such enormously complex concurrent systems quickly, reliably and affordably? At the same time, portable devices, the energy crisis, and high performance computing present a related challenge-how to move complex and high-performance algorithms from software into hardware (for more speed and/or energy efficiency)?In this talk I will start with a brief technical introduction to BSV, a language that directly addresses these concerns. It uses ideas from Guarded Atomic Actions (cf. Term Rewriting systems, TLA+, Unity, and EventB) to address complex concurrency with scalability. It borrows from Haskell (types, type classes, higher-order functions) for robustness and powerful program generation (a.k.a. "static elaboration" to HW designers). And it is fully synthesizable (compilable) into high-quality RTL (Verilog/VHDL). I will then describe some of the remarkable projects that BSV has enabled in industry and academia today.
The proceeding contains 47 papers. The topics discussed include: temperature-aware processor frequency assignment for MPSoCs using convex optimization;three-dimensional multiprocessor system-on-chip thermal optimizati...
详细信息
ISBN:
(纸本)9781595938244
The proceeding contains 47 papers. The topics discussed include: temperature-aware processor frequency assignment for MPSoCs using convex optimization;three-dimensional multiprocessor system-on-chip thermal optimization;complexity challenges towards 4th generation communication solutions;locality optimization in wireless applications;a code-generator generator for multi-output instructions;influence of procedure cloning on WCET prediction;compile-time decided instruction cache locking using worst-case execution paths;predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules;incremental run-time application mapping for homogenous NoCs with multiple voltage levels;a data protection unit for NoC-based architectures;improved response time analysis of tasks scheduled under preemptive round-robin;probabilistic performance risk analysis at system-level;and performance modeling for early analysis of multi-core systems.
With the essentiality of hardware/softwarecodesign in present and future designs, it has become more and more important to educate engineers in this area. In this paper, industry trends and expectations are investiga...
详细信息
ISBN:
(纸本)9780769530994
With the essentiality of hardware/softwarecodesign in present and future designs, it has become more and more important to educate engineers in this area. In this paper, industry trends and expectations are investigated in the area of hardware/softwarecodesign and system-level design, as well as its current status in education, to derive a better pedagogy for hardware/softwarecodesign.
We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/softwarecodesign and systemsynthesis community. Citations, meaning non-self-ci...
详细信息
ISBN:
(纸本)9781605584706
We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/softwarecodesign and systemsynthesis community. Citations, meaning non-self-citations only, were considered from all papers known to Google Scholar, as well as only from subsequent CODES/ISSS papers. We list the most-cited CODES/ISSS papers of each year, summarizing their topics, and discussing common features of those papers. For comparison purposes, we also measured citations for the computer architecture community's ISCA and MICRO conferences, and for the field-programmable gate array community's FPGA and FCCM conferences. We point out several interesting differences among the citation patterns of the three communities. Copyright 2008 ACM.
暂无评论