software Defined Radio (SDR) is an emerging embedded domain where the physical layer of wireless protocols is implemented in software rather than the traditional application specific hardware. The operation throughput...
详细信息
ISBN:
(纸本)9781595938268
software Defined Radio (SDR) is an emerging embedded domain where the physical layer of wireless protocols is implemented in software rather than the traditional application specific hardware. The operation throughput requirements of current third-generation (3G) wireless protocols are an order of magnitude higher than the capabilities of modern DSP processors. Due to this steep performance requirement, heterogeneous multiprocessor system-on-chip designs have been proposed to support SDR. Given the difficulty in compiling traditional digital signal processors, these new multiprocessor architectures provide even greater challenges for the programmers and compilers. In this paper, we utilize a hierarchical dataflow programming model, referred to as SPIR, that is designed for modeling SDR applications. We then present a coarse-grained data ow compilation strategy that assigns a SDR protocol's DSP kernels onto multiple processors, allocates memory buffers, and determines an execution schedule that meets a prescribed throughput. Unlike traditional approaches, coarse-grained compilation exploits task-level parallelism by scheduling concurrent DSP kernels instead of instructions. Because of the streaming nature of SDR protocols, we adapted an existing instruction-level software pipelining technique, modulo scheduling, for coarse-grained compilation. Our compilation methodology is able to generate parallel code that achieves near linear speedup on a SDR multiprocessor system. Copyright 2007 ACM.
3D stacked wafer integration has the potential to improve multiprocessor system-on-chip (MPSoC) integration density, performance, and power efficiency. However, the power density of 3D MPSoCs increases with the number...
详细信息
3D stacked wafer integration has the potential to improve multiprocessor system-on-chip (MPSoC) integration density, performance, and power efficiency. However, the power density of 3D MPSoCs increases with the number of active layers, resulting in high chip temperatures. This can reduce system reliability, reduce performance, and increase cooling cost. Thermal optimization for 3D MPSoCs imposes numerous challenges. It is difficult to manage assignment and scheduling of heterogeneous workloads to maintain thermal safety. In addition, the thermal characteristics of 3D MP-SoCs differ from those of 2D MPSoCs because each stacked layer has a different thermal resistance to the ambient and vertically-adjacent processors have strong temperature correlation. We propose a 3D MPSoC thermal optimization algorithm that conducts task assignment, scheduling, and voltage scaling. A power balancing algorithm is initially used to distribute tasks among cores and active layers. Detailed thermal analysis is used to guide a hotspot mitigation algorithm that incrementally reduces the peak MPSoC temperature by appropriately adjusting task execution times and voltage levels. The proposed algorithm considers leakage power consumption and adapts to inter-layer thermal heterogeneity. Performance evaluation on a set of multiprogrammed and multithreaded benchmarks indicates that the proposed techniques can optimize 3D MPSoC power consumption, power profile, and chip peak temperature.
Servo amplifier (servo "drives") vendors do not provide customers with any means to analytically servo tune their products. This paper presents an analytic method for tuning servo amplifiers without expensiv...
详细信息
ISBN:
(纸本)9781934272169
Servo amplifier (servo "drives") vendors do not provide customers with any means to analytically servo tune their products. This paper presents an analytic method for tuning servo amplifiers without expensive controls software, and without actual hardware, test utilities, or "on site" servo tuning, by using "Straight Line" Bode plots. This technique permits control system users to analytically tune their amplifiers rather than having to empirically tune them. This is the first in a series of papers to present techniques to allow servo amplifier users to analytically integrate their drives;this paper presents the Straight-Line Bode plotting method and outlines tuning current loops. The second paper will cover tuning velocity loops, again using Straight Line Bode plots. The third paper will address proper tachometer scaling and buffering, and will present a "rules based" system level tuning method. All these papers will be written to enable users to analytically tune their servo amplifiers, to replace or augment the empirical method all vendors provide, with an end goal of creating auto tuning software. Straight Line Bode plots are asymptotic line Bode plots. As no commercial software to create these Bode plots was found, a method will first be presented to create them quickly and inexpensively. The method can be implemented in MatLab M. riles, VB code, or in Excel. These models and tuning techniques are being used by Sheffield Measurement, a division of Hexagon Metrology, for servo tuning its current loops and velocity loops on their CNC Coordinate Measuring Machines (CMMs), over a wide range of machine styles and sizes. This technique allows CMMs to be servo tuned "off line", so that little or no "on site" servo tuning is required. This is an important tool as the task of integrating CMM machine controllers to 3(rd) party CMM's is a growing mark et segment. These models apply equally well to all industrial servo drives.
Wireless Local Area Networks (WLANs) are currently considered as one of the most popular application domains. In this paper the protyping of a WLAN system on a platform including microprocessors and FPGAs is described...
详细信息
ISBN:
(纸本)9789630626705
Wireless Local Area Networks (WLANs) are currently considered as one of the most popular application domains. In this paper the protyping of a WLAN system on a platform including microprocessors and FPGAs is described. The prototyping started from architecture exploration using a C++ library for hardware/softwarecodesign. The developed prototype allowed evaluation of the system performance and the architecture decisions. The use of the systematic architecture exploration allowed making correct decisions early in the design cycle thus avoiding time consuming iterations from lower design stages (necessary when constraints are not met by the final implementation).
The increasing complexity of modern telecommunication systems is one of the main issues encountered in most telecom products. Despite the plethora of methods and tools for efficient system design, verification and val...
详细信息
ISBN:
(纸本)9789630626705
The increasing complexity of modern telecommunication systems is one of the main issues encountered in most telecom products. Despite the plethora of methods and tools for efficient system design, verification and validation phases are still consuming significant part of the overall design time. The proposed approach outlines the use of the B method/language for producing correct-by-construction implementations of telecommunication systems. The method described is supported by appropriate tools that automate the process of proving that system properties are maintained during the various design stages. The feasibility of the latter is evaluated in practice through the design of a real world telecom application, borrowed from the domain of wireless telecommunication networks.
The proceedings contain 61 papers from the Codes+ISSS 2005 - internationalconference on hardware/softwarecodesign and systemsynthesis. The topics discussed include: hardware and software architecture for the CELL p...
详细信息
ISBN:
(纸本)1595931619
The proceedings contain 61 papers from the Codes+ISSS 2005 - internationalconference on hardware/softwarecodesign and systemsynthesis. The topics discussed include: hardware and software architecture for the CELL processor;performance and power analysis of computer systems;the challenge of embedded system design;conflict analysis in multipurpose synthesis for optimized system integration;a cycle-accurate compilation algorithm for custom pipelines datapaths;highly flexible multi-mode systemsynthesis;implementation of dynamic streaming applications on heterogeneous multi-processor architectures;and increasing on-chip memory space utilization for embedded chip multiprocessors through data compression.
Recent trends of IT industry include Mobile/Portable Solution, Integration and Faster Time-to-Market. These trends impose many interesting challenges to Embedded system development both in hardware and software. In th...
详细信息
hardware/softwarecodesign involves various design problems including system specification, design space exploration, hardware/software co-verification, and systemsynthesis. A codesign environment is a software tool ...
详细信息
ISBN:
(纸本)0769526764
hardware/softwarecodesign involves various design problems including system specification, design space exploration, hardware/software co-verification, and systemsynthesis. A codesign environment is a software tool that facilitates capabilities to solve these design problems. This paper presents the PeaCE codesign environment mainly targeting for multimedia applications with real-time constraints. PeaCE specifies the system behavior with a heterogeneous composition of three models of computation. The PeaCE environment provides seamless co-design flow from functional simulation to systemsynthesis, utilizing the features of the formal models maximally during the whole design process. Preliminary experiments with real examples prove the viability of the proposed technique.
Transaction Level Modeling (TLM) and component based software development approaches accelerate the process of an embedded system design and simulation and hence improve the overall productivity. On the other hand, sy...
详细信息
This paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel support for FPGA hardware, BORPH offers a ho...
详细信息
暂无评论