The proceedings contain 35 papers. The special focus in this conference is on Languages and Compilers for parallel Computing. The topics include: Search space properties for mapping coarse-grain pipelined FPGA applica...
ISBN:
(纸本)9783540246442
The proceedings contain 35 papers. The special focus in this conference is on Languages and Compilers for parallel Computing. The topics include: Search space properties for mapping coarse-grain pipelined FPGA applications;adapting convergent scheduling using machine-learning;time-sensitive, flow-specific profiling at runtime;a hierarchical model of reference affinity;cache optimization for coarse grain task parallel processing using inter-array padding;compiler-assisted cache replacement;memory-constrained data locality optimization for tensor contractions;compositional development of parallel programs;supporting high-level abstractions through XML technology;applications of HP java;programming for locality and parallelism with hierarchically tiled arrays;evaluating the impact of programming language features on the performance of parallel applications on cluster architectures;putting polyhedral loop transformations to work;index-association based dependence analysis and its application in automatic parallelization;improving the performance of morton layout by array alignment and loop unrolling;space-aware programming for networks of embedded systems;memory redundancy elimination to improve application energy efficiency;adaptive MPI polynomial-time algorithms for enforcing sequential consistency in SPMD programs with arrays;a system for automating application-level checkpointing of MPI programs;the power of belady’s algorithm in register allocation for long basic blocks;load elimination in the presence of side effects, concurrency and precise exceptions;a preliminary study on the vectorization of multimedia applications for multimedia extensions;a data cache with dynamic mapping;compiler-based code partitioning for intelligent embedded disk processing;compilation for nanocontrollers and slice-hoisting for array-size inference in MATLAB.
parallel I/O architectures are increasingly deployed for high performance computing and in shared data centers. In these environments it is desirable to provide QoS-based allocation of disk bandwidth to different appl...
ISBN:
(纸本)9781450378222
parallel I/O architectures are increasingly deployed for high performance computing and in shared data centers. In these environments it is desirable to provide QoS-based allocation of disk bandwidth to different applications sharing the I/O system. In this paper, we introduce a model of disk bandwidth allocation, and provide efficient scheduling algorithms to assign the bandwidth among the concurrent applications.
The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly...
详细信息
ISBN:
(纸本)0769514537
The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly parallelarchitectures and complex application spaces DSP selection has become overly complicated and the addition of special instructions that support intensive algorithms, while maximizing parallelism, has further complicated the issue. Typically, a system designer may rely on simple cycle counts, discounting the impact of architecture, efficiency and power consumption. The simple cycle efficiency metric presented clearly illustrates that the ability to utilize the theoretically available computation is a significant measure of DSP performance for a given application. This metric is presented as an application-oriented design tool and is employed to compare the dual-execution unit, dynamically reconfigurable Carmel DSP with similar architectures.
The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly...
详细信息
ISBN:
(纸本)0769514537
The current trend in DSP architecture is to widen the data path and augment computational power, often at the expense of issues that significantly impact the ability to utilize its computation. With today's highly parallelarchitectures and complex application spaces DSP selection has become overly complicated and the addition of special instructions that support intensive algorithms, while maximizing parallelism, has further complicated the issue. Typically, a system designer may rely on simple cycle counts, discounting the impact of architecture, efficiency and power consumption. The simple cycle efficiency metric presented clearly illustrates that the ability to utilize the theoretically available computation is a significant measure of DSP performance for a given application. This metric is presented as an application-oriented design tool and is employed to compare the dual-execution unit, dynamically reconfigurable Carmel DSP with similar architectures.
Driving simulators are a powerful tool that enables to carry on studies on different fields, like human behavior and response to stimuli, control algorithms to simulate vehicle motion with high fidelity, etc. Research...
详细信息
ISBN:
(纸本)0780372220
Driving simulators are a powerful tool that enables to carry on studies on different fields, like human behavior and response to stimuli, control algorithms to simulate vehicle motion with high fidelity, etc. Research on safety factors in land vehicles requires the use of advanced techniques. Thus, the implementation of a simulator motion base drive logic able to imitate typical vehicle maneuvers requires a good control architecture, giving the user a complete sensation of reality. In a general way, any land vehicle motion can be simulated by changing and adapting parameters either in the simulator motion base control algorithm or in the vehicle computer model. Thus, the Mechanical Engineering Department of Zaragoza University Transportation Area (Spain) has developed two types of simulator architectures, based on the classical 6-DOF Stewart platform and on the original 4-DOF spherical platform. The experience gained in the last years with the development and use of such simulators leads to some interesting conclusions related to the general simulator architecture, control algorithms and related human factors.
The proceedings contain 23 papers. The special focus in this conference is on Computer Safety, Reliability and Security. The topics include: Designing safety into medical decisions and clinical processes;security asse...
ISBN:
(纸本)3540426078
The proceedings contain 23 papers. The special focus in this conference is on Computer Safety, Reliability and Security. The topics include: Designing safety into medical decisions and clinical processes;security assessments of safety critical systems using HAZOPs;network security for substation automation systems;a bayesian belief network for reliability assessment;checking general safety criteria on UML statecharts;safety functions versus control functions;a fail-safe dual channel robot control for surgery applications;modelling the human in human factors;analyzing human-machine interactions in safety-critical systems;analysis of incidents involving interactive systems;experimental evaluation of fault handling mechanisms;the cots debate in perspective;an investigation on mutation strategies for fault injection into RDD-100 models;a comparison study of the behavior of equivalent algorithms in fault injection experiments in parallel superscalar architectures;the effectiveness of statistical testing when applied to logic systems;the key to formal specification of safety requirements;formal support for fault modeling and analysis;project experience with IEC 61508 and its consequences;about the design of distributed control systems and tuning of database audits to improve scheduled maintenance in communication systems.
Driving simulators are a powerful tool that enable one to carry out studies in different fields, like human behavior and response to stimuli, control algorithms to simulate vehicle motion with high fidelity, etc. Rese...
详细信息
Driving simulators are a powerful tool that enable one to carry out studies in different fields, like human behavior and response to stimuli, control algorithms to simulate vehicle motion with high fidelity, etc. Research on safety factors in land vehicles requires the use of advanced techniques. Thus, the implementation of a simulator motion base drive logic, able to imitate typical vehicle maneuvers, requires a good control architecture, giving the user a complete sensation of reality. In a general way, any land vehicle motion can be simulated by changing and adapting parameters either in the simulator motion base control algorithm or in the vehicle computer model. Thus, the authors developed two types of simulator architectures, based on the classical 6-DOF Stewart platform and on the original 4-DOF spherical platform. The experience gained in the last years with the development and use of such simulators leads to some interesting conclusions related to the general simulator architecture, control algorithms and related human factors.
To obtain the benefits of aggressive, wide-issue, architectures, a large window of valid instructions must be available. While researchers have been successful in obtaining high accuracies with a range of dynamic bran...
详细信息
ISBN:
(纸本)0780373154
To obtain the benefits of aggressive, wide-issue, architectures, a large window of valid instructions must be available. While researchers have been successful in obtaining high accuracies with a range of dynamic branch predictors, there still remains the need for more aggressive instruction delivery. Loop bodies possess a large amount of spatial and temporal locality. A large percentage of a program's entire execution can be attributed to code found in loop bodies. If we retain this code in a buffer or the cache, we do not have to refetch this code on subsequent loop iterations., Loops tend to iterate multiple times before exiting, thus providing us with the opportunity to speculatively issue multiple iterations. While some loops can be unrolled by a compiler many contain conditional branches. The number of times a loop iterates may be dependent on a program variable. These issues can hinder our ability to speculatively issue multiple iterations of a loop. If we are able to profile loops during runtime, we can use this information to more accurately issue speculative paths through loop bodies. In this paper we present a characterization of loop execution across the SPECint2000 benchmark suite. We intend for this study to serve as a guide in the selection of design parameters of a loop path predictor We characterize the patterns exhibited during multiple visits to a loop body. We present the design of a table that records path-based loop execution history and allows us to predict multiple loop iterations dynamically.
Spatial join is the most important and complex operation in spatial databases. Therefore, there is a lot of ongoing research presenting algorithms and data structures to efficiently process spatial joins. ill this wor...
详细信息
ISBN:
(纸本)0769506801
Spatial join is the most important and complex operation in spatial databases. Therefore, there is a lot of ongoing research presenting algorithms and data structures to efficiently process spatial joins. ill this work we present a parallel solution for spatial join processing with a dynamic load balance strategy. We have implemented PMR-Quadtrees [14] on top of persistent object structures using an Object Oriented Database Server.
This paper examines implementations of a multi-layer perceptron (MLP) on bus-based shared memory (SM) and on distributed memory (DM) multiprocessor systems. The goal has been to optimize HW and SW architectures in ord...
详细信息
This paper examines implementations of a multi-layer perceptron (MLP) on bus-based shared memory (SM) and on distributed memory (DM) multiprocessor systems. The goal has been to optimize HW and SW architectures in order to obtain the fastest response possible. Prototyping parallel MLP algorithms for up to 8 processing nodes with the DM as well as SM memory was done using CSP-based TRANSIM tool. The results of prototyping MLPs of different sizes on various number of processing nodes demonstrate the feasible speedups, efficiency and time responses for the given CPU speed, link speed or bus bandwidth.
暂无评论