In this paper, a new soft output MIMO decoder based on the k-best search scheme and additional partial Euclidian distance (PED) update schemes is developed. The k-best framework facilitates a constant throughput imple...
详细信息
ISBN:
(纸本)9781467362382
In this paper, a new soft output MIMO decoder based on the k-best search scheme and additional partial Euclidian distance (PED) update schemes is developed. The k-best framework facilitates a constant throughput implementation and the PED update schemes help achieve a more accurate log-likelihood ratio (LLR) calculation. A LLR clamping technique is further adopted to enhance the BER performance when combining with the LDPC coding. Simulation results indicate the effectiveness of the proposed PED update schemes against previous works. Efficient architecture design is next developed capable of accomplishing one 4X4 MIMO signal vector detection every 4 clock cycles. In FPGA implementation, the maximum working frequency can be up to 121.3MHz and suggests a 720Mbps data rate for a 4X4 MIMO system using 64QAM modulation.
This paper introduces an efficient hardware architecture for the belief propagation(BP) algorithm especially for large disparity range stereo matching applications. BP is a popular global optimization algorithm for la...
详细信息
ISBN:
(纸本)9781509033614
This paper introduces an efficient hardware architecture for the belief propagation(BP) algorithm especially for large disparity range stereo matching applications. BP is a popular global optimization algorithm for labelling problems which is hardware friendly. There are few researches focus on BP implementation in large disparity range stereo matching problems, since traditional belief propagation hardware implementations suffer from a server trade-off between hardware efficiency and short critical path while the disparity range is larger than 64. In this paper, we eliminate the redundancy of previous BP implementation and propose an efficient architecture without introducing any delay overhead which is more suitable for large disparity range cases. As a result, the hardware complexity is reduced from O(L-2) to O(Llog(2) L), where L is the disparity range. We use a time-area term to demonstrate the trade-off between various architectures, results show that the proposed one can reach 49.6% and 71.2% reduction compared to the state-of-the-art implementation[1] with disparity ranges 64 and 128 respectively.
Parallel processing has proven to be easy to implement in hardware but difficult to deliver because of the software problems. First, the distributed semantics in the Virtuoso RTOS, based on the CSP model, will be desc...
详细信息
ISBN:
(纸本)0780338065
Parallel processing has proven to be easy to implement in hardware but difficult to deliver because of the software problems. First, the distributed semantics in the Virtuoso RTOS, based on the CSP model, will be described to demonstrate how to overcome this gap. A more radical solution will then be described which no longer defines programming as a procedure that operates on data, but as a specification of data sets that require transformations. While this can be emulated on top of the CSP model, more efficient hardware implementations are possible. The author speculates that this could result in architectures that are hard real-time and optimised by design.
Low-density parity-check (LDPC) codes are advanced error-correcting codes with performance approaching the Shannon limit. Although many LDPC code decoding algorithms have been proposed, no detailed comparison in energ...
详细信息
The design of high-performance, high-precision, real-time digital signalprocessing (DSP) systems, such as those associated with wavelet signalprocessing, Is a challenging problem. This paper reports on the innovativ...
详细信息
ISBN:
(纸本)0780371453
The design of high-performance, high-precision, real-time digital signalprocessing (DSP) systems, such as those associated with wavelet signalprocessing, Is a challenging problem. This paper reports on the innovative use of the residue number system (RNS) for implementing high-end wavelet filter banks. The disclosed system uses an enhanced index-transformation defined over Galois fields to efficiently support different wavelet filter instantiations without adding any extra cost or additional lookup tables (LUT). An exhaustive comparison against existing two's complement (2C) designs for different custom IC technologies was carried out. These structures demonstrated to be well suited for field programmable logic (FPL) assimilation as well as for CBIC (cell-based integrated circuit) technologies.
This paper presents the design and implementation of an automated gateware(1) discovery mechanism using generic reconfigurable computing hardware and toolflows. This mechanism was devised in an effort to build a softw...
详细信息
ISBN:
(纸本)9781467362382
This paper presents the design and implementation of an automated gateware(1) discovery mechanism using generic reconfigurable computing hardware and toolflows. This mechanism was devised in an effort to build a software system with the goal to improve performance and reduce software development time spent on operating gateware pieces. It accomplishes this by reusing existing device drivers in the framework of the chosen technology, namely OF (Open Firmware).
With the aid of a storage-release mechanism named key-keysmith, an implementation approach based on chemical reaction networks (CRNs) for synchronous sequential logic is proposed. This design approach, which stores lo...
详细信息
ISBN:
(纸本)9781538604465
With the aid of a storage-release mechanism named key-keysmith, an implementation approach based on chemical reaction networks (CRNs) for synchronous sequential logic is proposed. This design approach, which stores logic information in keysmith and releases it through key, primarily focuses on the underlying state transitions behind the required logic rather than the electronic circuit representation. Therefore, it can be uniformly and easily employed to implement any synchronous sequential logic with molecular reactions. Theoretical analysis and numerical simulations have demonstrated the robustness and universality of the proposed approach.
When developing automated techniques for analysis of auscultation signals, the choice of a proper representational space that characterizes all attributes of interest in the signal is of paramount importance. In this ...
详细信息
ISBN:
(纸本)9781509033614
When developing automated techniques for analysis of auscultation signals, the choice of a proper representational space that characterizes all attributes of interest in the signal is of paramount importance. In this paper, we investigate different feature representation methods and their benefits in distinguishing auscultation sounds. The importance of choosing an appropriate feature space is explored and validated using trained classifiers that distinguish between normal and abnormal respiratory sounds. Findings of this study are two-fold: i) an increased dimensionality in the feature space can provide a more complete and distinct representation of the delicate breath sounds and ii) dimensionality of the feature space alone is not enough to fully capture discriminative attributes: an informative feature space is even more crucial for extracting accurate, disease-specific characteristics of respiratory sounds.
Real-time 3D graphics will be a major power consumer in future portable embedded systems. In this paper we present a 3D CORDIC vector interpolator for power-aware graphics system. This new interpolator supports dynami...
详细信息
ISBN:
(纸本)0780375874
Real-time 3D graphics will be a major power consumer in future portable embedded systems. In this paper we present a 3D CORDIC vector interpolator for power-aware graphics system. This new interpolator supports dynamic control of computing precision with an output accuracy range of 6 to 10 bits. The output precision control of this interpolator exploits the Human Visual Perception (HVP) to mask the image quality degradation resulting from low precision computation. The results of implementation and simulation show a 77% energy savings over a non-adaptive system while sharing no noticeable image quality degradation.
In this paper, we propose a low-complexity decoding message truncation technique for nonbinary LDPC decoders by exploiting the extended min-sum algorithm. The proposed technique dynamically adjusts the decoding messag...
详细信息
ISBN:
(纸本)9781467396042
In this paper, we propose a low-complexity decoding message truncation technique for nonbinary LDPC decoders by exploiting the extended min-sum algorithm. The proposed technique dynamically adjusts the decoding message length according to channel conditions, thereby reducing the decoding complexity while conforming to the desired level of decoding performance. Utilizing the proposed technique, the decoding operations as well as the power consumption of the non-binary LDPC decoder can be greatly reduced. Simulation results demonstrate that the proposed technique can achieve a better power-performance tradeoff over conventional techniques.
暂无评论