The hardware design, and support software for a microprocessor-based programmablelogic controller (PLC) are described. This controller implements relay logic using current software-control techniques. The PLC consist...
详细信息
The hardware design, and support software for a microprocessor-based programmablelogic controller (PLC) are described. This controller implements relay logic using current software-control techniques. The PLC consists of a microcomputer, power interface software, and the software relay control package (SORCON). The controller is programmed over a serial line by either an operator using a CRT terminal or by a computer in a distributed processing demonstration.
This paper presents the design and implementation on FPGA devices of an algorithm for computing the similarity between neighbor photograms in a video sequence using luminance information. Making use of the well-known ...
详细信息
ISBN:
(纸本)9781424438464
This paper presents the design and implementation on FPGA devices of an algorithm for computing the similarity between neighbor photograms in a video sequence using luminance information. Making use of the well-known flexibility of Reconfigurable logic Devices, we have designed a hardware implementation of the algorithm used in video segmentation and indexation. The experimental work has established a tradeoff between concurrent sequential resources and functional blocks, in order to achieve maximum operation speed with minimum silicon area. In order to evaluate the efficiency of the designed system, we have compared the performance of the hardware solution with that of calculations done via software using general-purpose processors with and without the MMX extension.
The list of significant papers from the first 25 years of the Field-programmablelogic and Applications conference (FPL) is presented in this paper. These 27 papers represent those which have most strongly influenced ...
ISBN:
(纸本)9781467381239
The list of significant papers from the first 25 years of the Field-programmablelogic and Applications conference (FPL) is presented in this paper. These 27 papers represent those which have most strongly influenced theory and practice in the field.
Nowadays fingerprint is the most widely used and studied biometric technique because of its universality, distinctiveness, and decreasing cost of the sensing devices. Among the fingerprint identification techniques, m...
详细信息
ISBN:
(纸本)9781424406067
Nowadays fingerprint is the most widely used and studied biometric technique because of its universality, distinctiveness, and decreasing cost of the sensing devices. Among the fingerprint identification techniques, minutiae-based algorithms are the most mature. However, these methods are computationally expensive, particularly for comparison with large databases. This work is devoted to study the performance gains that can be achieved with the use of FPGAs. To this purpose, two minutia-based fingerprint matching algorithms have been selected and implemented in a FPGA in order to compare the requirements and performance of software and hardware implementations. Experimental results demonstrate the feasibility of implementing fingerprint matching algorithms in current FPGA devices achieving speed-ups of one or two orders of magnitude. Customization of the proposed implementations can lead to several architectures optimized in size, price, speed or accuracy.
A Synthetic Aperture Radar (SAR) is built around a physical matrix of independent Transmit & Receive Modules (TRM). Each TRM has several parameters to be controlled to attain optimal performance and to compensate ...
详细信息
ISBN:
(纸本)9781424419920
A Synthetic Aperture Radar (SAR) is built around a physical matrix of independent Transmit & Receive Modules (TRM). Each TRM has several parameters to be controlled to attain optimal performance and to compensate production dispersion and operation drift, and for calibration of the complete TR chain. The SAR is an instrument of the SAOCOM Low Earth Orbit satellite, which will be launched on 2010. It has 105 TRM, organized in 21 tiles, each one containing 5 TRM and a redundant controller. This paper presents the project and implementation of the redundant controller, based around a space qualified antifuse FPGA. This device was chosen after evaluation of SRAM, FLASH and antifuse technologies, and special considerations have been taken to reduce components count, minimize power consumption, cost, weight, and improve reliability.
This paper presents a method for an optimized synthesis of asynchronous digital systems having an FPGA as target device. The method employs the decomposition design style (data-path + controller) and uses the extended...
详细信息
ISBN:
(纸本)9781479968480
This paper presents a method for an optimized synthesis of asynchronous digital systems having an FPGA as target device. The method employs the decomposition design style (data-path + controller) and uses the extended burst-mode specification to describe the controller. Asynchronous system synthesized by the method operates in "two-phase handshake protocol", allowing a better performance. In this method, the decomposition is implemented by bundled-data using components of the synchronous paradigm. This new method proposes to design asynchronous FSM with local clock The existence of a local clock reduces the requirements of asynchronous logic, enabling the synthesis in any programmable device, such as CPLDs and FPGAs, without macro-cells' mapping concern A with four benchmarks shows an average performance increase of 21% with an average area increase of 27% LUTs, when compared with synchronous versions.
Modem embedded systems may consist of many devices, which may have complex interconnections between them. Many of these devices may also need to be configured and programmed during development and production. The JTAG...
详细信息
ISBN:
(纸本)9781424438464
Modem embedded systems may consist of many devices, which may have complex interconnections between them. Many of these devices may also need to be configured and programmed during development and production. The JTAG port and boundary scan techniques are the industry standard for that task, but are not supported by all devices. This paper presents the use of an FPGA as the means of interconnection between all devices and to provide a single configuration interface for the system. The flexible interconnections in the FPGA allow for faster development times and flexible and reconfigurable interconnections. The FPGA also provides a single, standard JTAG interface to the user during development and production The FPGA acts as a bridge between the standard programming interface and proprietary programming protocols and interfaces, easing development and simplifying the programming task during production and on the field.
The growth in FPGA capacity and the inclusion of embedded arithmetic cores has enabled the use of these devices for general purpose floating-point computing. Despite their clock rate handicap with respect to contempor...
详细信息
ISBN:
(纸本)9781424403127
The growth in FPGA capacity and the inclusion of embedded arithmetic cores has enabled the use of these devices for general purpose floating-point computing. Despite their clock rate handicap with respect to contemporary general-purpose processors, these devices can be field-programmable to meet the precision requirements and operator-level parallelism of a specific computation. In this paper we describe and evaluate the performance of dual-precision, pipelined, floating-point arithmetic cores for addition, multiplication and division. Each of these arithmetic cores can be switched at run-time to perform either one double-precision operation, or with the same hardware resources, perform two single-precision operations. We also implemented quad-precision cores which can be switched to perform either one quad-precision operation or two double-precision operations. As an application of these cores, we describe and evaluate the performance potential of a custom, but flexible, vector processing units as part of a system-level architecture targeting a Xilinx Virtex-II Pro (TM) 100 FPGA device connected to multiple SRAM banks.
programmablelogic controllers (PLCs) are essential in process automation and production technology. Hence, educating students about PLCs and their usage is crucial to prepare skilled workers in relevant engineering f...
详细信息
ISBN:
(纸本)9798350363029;9798350363012
programmablelogic controllers (PLCs) are essential in process automation and production technology. Hence, educating students about PLCs and their usage is crucial to prepare skilled workers in relevant engineering fields. This paper proposes a multidisciplinary teaching approach combining technical and business perspectives in using PLCs. Besides such 'hard skills,' we encourage the students to become creative and learn to collaborate. We describe how our course is structured and how company visits are integrated. A student evaluation of our course is given and discussed. In general, the evaluation supports our approach.
Monte Carlo Tree Search (MCTS) methods have achieved great success in many Artificial Intelligence (AI) benchmarks. The in-tree operations become a critical performance bottleneck in realizing parallel MCTS on CPUs. I...
详细信息
ISBN:
(纸本)9781665473903
Monte Carlo Tree Search (MCTS) methods have achieved great success in many Artificial Intelligence (AI) benchmarks. The in-tree operations become a critical performance bottleneck in realizing parallel MCTS on CPUs. In this work, we develop a scalable CPU-FPGA system for Tree-Parallel MCTS. We propose a novel decomposition and mapping of MCTS data structure and computation onto CPU and FPGA to reduce communication and coordination. High scalability of our system is achieved by encapsulating in-tree operations in an SRAM-based FPGA accelerator. To lower the high data access latency and inter-worker synchronization overheads, we develop several hardware optimizations. We show that by using our accelerator, we obtain up to 35x speedup for in-tree operations, and 3x higher overall system throughput. Our CPU-FPGA system also achieves superior scalability wrt number of parallel workers than state-of-the-art parallel MCTS implementations on CPU.
暂无评论