A new memory data scheduling scheme is used for designing a two-dimensional discretewavelettransform (2d-dWT) core for ASIC implementation. This scheme reduces by 20 to 30% the overall switching activity in the 2d-d...
详细信息
A new memory data scheduling scheme is used for designing a two-dimensional discretewavelettransform (2d-dWT) core for ASIC implementation. This scheme reduces by 20 to 30% the overall switching activity in the 2d-dWT core and hence leads to lower power consumption at the expense of a slight reduction in the quality of reconstructed images and a slight increase in the chip area. This scheme is particularly useful in applications such as wireless Internet and laptop computers, in which picture quality can be traded-off for reduced power consumption.
暂无评论