Current-steering cmos digital-to-analog converters(dacs) are widely used ultrahigh-speed ***,two main testability problems arise with samplingrates above tens of gigabits:the difficulty of generating input digital te...
详细信息
ISBN:
(纸本)9781509066261;9781509066254
Current-steering cmos digital-to-analog converters(dacs) are widely used ultrahigh-speed ***,two main testability problems arise with samplingrates above tens of gigabits:the difficulty of generating input digital testing patterns at gigabit data rates,and the restricted analog output bandwidth due to the parasitic *** overcome above difficulties,the paper presents two auxiliarydesign *** is on-chip register-based memory for providing high input digital data rates above Gb/s,and the other is the output bandwidth enhancement technique with passive *** chips are designed employing the presented *** measurement results of 6.4 GS/s DAC prototype show the auxiliary on-chip memory can generate parallel gigabit data *** post-layout simulation results of 20 GS/s DAC indicate the presented bandwidth extension scheme achieves >12 GHz-3 d B bandwidth,nearly 50% bandwidth improvement.
暂无评论