An Efficient and flexible implementation of blockciphers is critical to achieve information security *** implementation methods such as GPP,FPGA and cryptographic application-specific ASIC provide the broad range of ...
详细信息
An Efficient and flexible implementation of blockciphers is critical to achieve information security *** implementation methods such as GPP,FPGA and cryptographic application-specific ASIC provide the broad range of ***,these methods could not achieve a good tradeoff between high-speed processing and *** this paper,we present a reconfigurablevliwprocessor architecture targeted at blockcipher processing,analyze basic operations and storage characteristics,and propose the multi-cluster register-file structure for block *** for the same operation element of blockciphers,we adopt reconfigurable technology for multiple cryptographic processing units and interconnection *** proposed processor not only flexibly accomplishes the combination of multiple basic cryptographic operations,but also realizes dynamic configuration for cryptographic processing *** has been implemented with0.18μm CMOS technology,the test results show that the frequency can reach 350 *** power consumption is 420 *** kinds of block and hash ciphers were realized in the *** encryption throughput of AES,DES,IDEA,and SHA-1 algorithm is1554 Mbps,448Mbps,785 Mbps,and 424 Mbps respectively,the test result shows that our processor's encryption performance is significantly higher than other designs.
暂无评论