咨询与建议

限定检索结果

文献类型

  • 3 篇 会议

馆藏范围

  • 3 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 3 篇 工学
    • 2 篇 电气工程
    • 2 篇 计算机科学与技术...
    • 1 篇 软件工程

主题

  • 3 篇 bus functional m...
  • 1 篇 co-simulation
  • 1 篇 systemverilog
  • 1 篇 performance veri...
  • 1 篇 verification ip
  • 1 篇 soc design
  • 1 篇 uvm
  • 1 篇 fpga prototyping
  • 1 篇 co-verification
  • 1 篇 rtl parameter
  • 1 篇 transactional me...
  • 1 篇 ip design

机构

  • 1 篇 stanford univers...
  • 1 篇 nxp semicond noi...
  • 1 篇 samsung austin r...
  • 1 篇 oracle labs belm...

作者

  • 1 篇 casper jared
  • 1 篇 oguntebi tayo
  • 1 篇 bronson nathan
  • 1 篇 olukotun kunle
  • 1 篇 srivastava rohit
  • 1 篇 saravu prasad kr...
  • 1 篇 kozyrakis christ...
  • 1 篇 ghosh prokash
  • 1 篇 quirem saddam ja...
  • 1 篇 hong sungpack

语言

  • 3 篇 英文
检索条件"主题词=Bus Functional Model"
3 条 记 录,以下是1-10 订阅
排序:
Fake CPU: A Flexible and Simulation Cost-Effective UVC for Testing Shared Caches  17
Fake CPU: A Flexible and Simulation Cost-Effective UVC for T...
收藏 引用
17th International Workshop on Microprocessor and SoC Test and Verification (MTV)
作者: Quirem, Saddam Jamil Saravu, Prasad Krishna Samsung Austin R&D Ctr Austin TX 78746 USA
The ability to perform a top-level simulation of a processor is hindered by simulation performance, which can be much slower than unit-level test benches. Simulation performance is also greatly reduced by the presence... 详细信息
来源: 评论
A Case of System-level Hardware/Software Co-design and Co-verification of a Commodity Multi-Processor System with Custom Hardware  12
A Case of System-level Hardware/Software Co-design and Co-ve...
收藏 引用
10th ACM International Conference on Hardware/Software-Codesign and System Synthesis
作者: Hong, Sungpack Oguntebi, Tayo Casper, Jared Bronson, Nathan Kozyrakis, Christos Olukotun, Kunle Oracle Labs Belmont USA Stanford University Palo Alto USA
This paper presents an interesting system-level co-design and co-verification case study for a non-trivial design where multiple high-performing x86 processors and custom hardware were connected through a coherent int... 详细信息
来源: 评论
Case Study: SoC Performance Verification and Static Verification of RTL Parameters  20
Case Study: SoC Performance Verification and Static Verifica...
收藏 引用
20th International Workshop on Microprocessor and SOC Test, Security and Verification (MTV)
作者: Ghosh, Prokash Srivastava, Rohit NXP Semicond Noida India
Modern SoCs are developed by integrating several hundreds of IPs like hardware accelerators, I/O interfaces, memories, controllers, third party IPs, etc. It mostly uses several interconnects or cache coherent network ... 详细信息
来源: 评论