Technology forecasts concerning the development of cmos technologies predict a higher level of intermittent faults due to radiation effects, but also a higher density of permanent fault effects due to inevitable param...
详细信息
Technology forecasts concerning the development of cmos technologies predict a higher level of intermittent faults due to radiation effects, but also a higher density of permanent fault effects due to inevitable parameter shifts and higher stress factors. For high production yield and long-term dependable operation, mechanisms of built-in self repair that can be used after production test and in the field of application are becoming a must. The architecture introduced in this paper includes mechanisms for logic self repair that may also cover local interconnects.
This paper reports a 6-bit 220-MS/s time-interleaving successive approximation register analog-to-digital converter (SAR ADC) for low-power low-cost cmos integrated systems. The major concept of the design is based on...
详细信息
ISBN:
(纸本)9781424427819
This paper reports a 6-bit 220-MS/s time-interleaving successive approximation register analog-to-digital converter (SAR ADC) for low-power low-cost cmos integrated systems. The major concept of the design is based on the proposed set-and-down capacitor switching method in the DAC capacitor array. Compared to the conventional switching method, the average switching energy is reduced about 81%. At 220-MS/s sampling rate, the measured SNDR and SFDR are 32.62 dB and 48.96 dB respectively. The resultant ENOB is 5.13 bits. The total power consumption is 6.8 mW. Fabricated in TSMC 0.18-mum 1P5M digital cmos technology, the ADC only occupies 0.032 mm 2 active area.
A new double-scroll chaotic oscillator circuit is proposed to design a true random number generator (TRNG) in cmos process. The proposed oscillator is base on differential amplifiers by only MOS transistors and especi...
详细信息
A new double-scroll chaotic oscillator circuit is proposed to design a true random number generator (TRNG) in cmos process. The proposed oscillator is base on differential amplifiers by only MOS transistors and especially suitable to be integrated in standard logic process. The power of the oscillator is adjustable from 369 ¿W to 2.7 ¿W with different speed levels, proving low power operation ability and wide adjusting range. A low cost TRNG is realized and the quality of the output sequences is evaluated when the whole circuit consumes 53 ¿W. The sequences pass the NIST FIPS140-1 standard randomness test at 1 MHz clock frequency, showing better throughput-power efficiency compared to other papers.
A fast characterization method for current source models (CSM) is proposed. It analyses the given transistor netlist of cmoslogic cells to determine both static and dynamic CSM parameters in the same DC simulation. T...
详细信息
A fast characterization method for current source models (CSM) is proposed. It analyses the given transistor netlist of cmoslogic cells to determine both static and dynamic CSM parameters in the same DC simulation. To account for the influence of parasitic elements in large logic cells, an additional low pass filter is inserted to the CSMs. AC analysis is employed to efficiently define its parameters. The characterization is therefore independent of user specified input waveforms. CSMs of industrial gates have been integrated into a standard SPICE simulator, showing high accuracy also for noisy input waveforms. Used in path based timing analysis of ISCAS85 circuits, average errors of 3% have been observed while simulation times could be reduced by a factor of 100.
Domino cmoslogic finds a wide variety of applications due to their high speed and low device count. In conventional cmos domino logic, either the dynamic-node capacitor, C L is precharged to V DD during the prechar...
详细信息
Domino cmoslogic finds a wide variety of applications due to their high speed and low device count. In conventional cmos domino logic, either the dynamic-node capacitor, C L is precharged to V DD during the precharge phase or predischarged to 0 V. The first precharging scheme is more suitable when logic "0" occurrence is more probable at the output due to the large saving in power consumption. On the other hand, the second predischarging scheme is more suitable when logic "1" is more probable at the output. In this paper, we will propose a novel technique to speed up the operation and minimize power consumption when there is an equal probability of occurrence of logic "0" and logic "1". This technique depends on precharging the dynamic node to V DD /2 instead of V DD during the precharge phase. Then, during the evaluation phase, the dynamic-node voltage will be either increased to V DD or decreased to 0 V depending on the state of the inputs. This, of course, saves much of the time and power consumption because discharging the dynamic node from V DD /2 to 0 V is much faster and consumes less power consumption than discharging it from V DD to 0 V. Also, the discharging process and noise margin will be enhanced by virtue of the fact that the time interval during which the keeper combats the discharging process is relatively very small. The proposed technique will be simulated for the 0.13 mum technology with V DD =1.2 V. Simulation results show that about 75% was shaved from the cycle time for the case of "0" and "1" outputs at the expense of an additional silicon area.
We present new single event effects testing results for the RTAX2000S field-programmable-gate-array. We tested sequential and combinational logic structures, input/output blocks, and embedded RAM with ions and protons.
We present new single event effects testing results for the RTAX2000S field-programmable-gate-array. We tested sequential and combinational logic structures, input/output blocks, and embedded RAM with ions and protons.
Through silicon via (TSV) is one of the necessary technologies for three-dimensional integration of LSIs. Heterogeneous system integration is a good candidate for its application, which includes the "Vision Chip&...
详细信息
Through silicon via (TSV) is one of the necessary technologies for three-dimensional integration of LSIs. Heterogeneous system integration is a good candidate for its application, which includes the "Vision Chip". TSV technology is applied to a cmos imager sensor camera module for mobile handsets and successfully achieves a size reduction of 55% in volume and 36% in footprint, which we refer to as a chip scale camera module (CSCM). To the best of the authors' knowledge, CSCM is the first mass-produced product using TSV technology.
We introduce a 4 2 × cascaded time difference amplifier (TDA) using differential logic delay cells with 0.18 ¿m cmos process. By employing differential logic cells for the delay chain instead of cmoslogic c...
详细信息
ISBN:
(纸本)9781424450343;9781424450350
We introduce a 4 2 × cascaded time difference amplifier (TDA) using differential logic delay cells with 0.18 ¿m cmos process. By employing differential logic cells for the delay chain instead of cmoslogic cells, our TDA has stable time difference gain (TD gain) and fine time resolution. Measurement results show that our TDA achieves less than 5.5% TD gain offset and ± 250 ps input range. Also the charge pump current of PMOS and NMOS unbalance can adjust the TD gain.
Silicon-on-sapphire (SOS) was invented in 1961 and as such is the first of the SOI technologies. Its original purpose was to provide radiation tolerant circuits for satellites and missiles. Now, SOS is ready to displa...
详细信息
Silicon-on-sapphire (SOS) was invented in 1961 and as such is the first of the SOI technologies. Its original purpose was to provide radiation tolerant circuits for satellites and missiles. Now, SOS is ready to displace gallium arsenide (GaAs) as the technology of choice for RF communications in commercial applications. What are the reasons for this? In this paper, I will share what we have learned at Peregrine semiconductor about how to use cmos for RF devices and why silicon will eventually displace GaAs from many RF applications.
暂无评论