An efficient FPGA or ASIC based hardware implementation of deep neural networks face the challenge of limited chip area, and therefore an area efficient architecture is required to fully harness the capacity of parall...
详细信息
ISBN:
(纸本)9789813297661;9789813297678
An efficient FPGA or ASIC based hardware implementation of deep neural networks face the challenge of limited chip area, and therefore an area efficient architecture is required to fully harness the capacity of parallel processing of FPGA and ASIC in contrast to general purpose processors. In literature, the challenges are to investigate a generalized mathematical model and architecture for neuron block in an ANN implementation. We have proposed a generalized architecture for neuron implementation based on the shift-and-add algorithm, collectively known as Coordinate Rotation Digital Computer (cordic) algorithm, having a wide range of application. The look-up-table (LUT) based approach with a shift-and-add algorithm is an alternative technique for polynomial approximation and implementation. Paper explains how the cordic algorithm works and investigates the power and area efficient versatile computational unit for ANN application. The derived model proves that for the hyperbolic tangent function required a double pseudo-rotation and additional subtraction compares to the sigmoid function. In this reference versatile approach based optimized sigmoid activation function is implemented. The function is synthesized and validate on Xilinx zynq XC7Z010clg400 SoC and result reveals the minimum resources utilization.
The Coordinate Rotation Digital Computer (cordic) is an unsophisticated and highly efficient algorithm developed for fast and real time digital solution and performing trigonometric, hyperbolic, logarithmic and more m...
详细信息
ISBN:
(纸本)9781665455466
The Coordinate Rotation Digital Computer (cordic) is an unsophisticated and highly efficient algorithm developed for fast and real time digital solution and performing trigonometric, hyperbolic, logarithmic and more mathematical operations, including square-root, real-complex multiplications, division, and many others which are then translated using a simple adder, subtractor, and shift operators. Although the algorithm's biggest drawback, the total number of vector rotation rounds is attempted to be reduced in this article. The hardware complexity is also being reduced which leads to silicon area reduction. Which is then implemented on an FPGA using Verilog programming language.
cordic or CO-ordinate Rotation DIgital Computer is a fast, simple, coherent and powerful algorithm which is used for diversified Digital Signal Processing applications. In pursuance of speed and accuracy requirements ...
详细信息
ISBN:
(纸本)9781479960132
cordic or CO-ordinate Rotation DIgital Computer is a fast, simple, coherent and powerful algorithm which is used for diversified Digital Signal Processing applications. In pursuance of speed and accuracy requirements of todays applications, we put forward variable iterations cordic algorithm. In this algorithm, to boost speed we can lessen number of iterations in cordic algorithm for specific accuracy. This enhances efficiency of conventional cordic algorithm which we have used to compute Discrete Cosine Transform for image processing. One Dimensional Discrete Cosine Transform is implemented by using only 6 cordic blocks which needs only 6 multipliers. Because of the simplicity in hardware speed of image processing on FPGA is raised. Further increase in speed can be achieved by concurrently processing number of macro-blocks of an image on FPGA.
In paper is presented HDL Code generation of cordic algorithm in MATLAB/Simulink, using HDL Code generation tool, and its implementation on FPGA Altera Cyclone, using Altera Quartus II. There are also tested data type...
详细信息
ISBN:
(纸本)9781467329842;9781467329835
In paper is presented HDL Code generation of cordic algorithm in MATLAB/Simulink, using HDL Code generation tool, and its implementation on FPGA Altera Cyclone, using Altera Quartus II. There are also tested data types which cordic uses, as well as time which is need for sine or cosine calculation of given angle, depending on these data types. With this information cordic can be easily implemented in any digital system.
Delay and Area ceases the actual potential of the modern gadgets. Although, human has sophisticated devices around him yet yearns to save time and space. So, this paper centers on the highly efficient cordic algorithm...
详细信息
ISBN:
(纸本)9789813297753;9789813297746
Delay and Area ceases the actual potential of the modern gadgets. Although, human has sophisticated devices around him yet yearns to save time and space. So, this paper centers on the highly efficient cordic algorithm, known for its low-cost implementation in DSP algorithms. In an effort, to improve the algorithm further in terms of area and speed, comparative analysis has been done by replacing Ripple carry adder with Parallel-Prefix adders, namely, Brent-Kung adder, Han-Carlson adder and Kogge-Stone Adder. The algorithm was designed in VHDL using XILINX ISE 14.7 design suite and implemented in XILINX Spartan 6e FPGA. Obviously, Parallel-Prefix adders have shown improved performance.
This paper presents the fast and area efficient cordic (Coordinate Rotation DIgital Computer) algorithm for sine and cosine wave generation. The concepts of pipelining and multiplexer based cordic algorithm is used to...
详细信息
ISBN:
(纸本)9781479962662
This paper presents the fast and area efficient cordic (Coordinate Rotation DIgital Computer) algorithm for sine and cosine wave generation. The concepts of pipelining and multiplexer based cordic algorithm is used todecrease the critical path delay and reducing the area respectively. A six stage cordic is implemented by two schemes followed by four methods, unrolled cordic and multiplexer based cordic with and without pipelining. The pipelining is included in four stages(excluding first and last stage). An 8-bit cordic algorithm for generating sine wave and cosine wave is designed, implementedand compared by all four methods on Xilinx Spartan3E (XC3S250E).
Floating point arithmetic has paramount necessity in computer systems. Floating point multiplier is appreciably used in numerous applications which yearn for speed. Generally, floating point multiplier requires 23X23 ...
详细信息
ISBN:
(纸本)9781538651308
Floating point arithmetic has paramount necessity in computer systems. Floating point multiplier is appreciably used in numerous applications which yearn for speed. Generally, floating point multiplier requires 23X23 mantissa multiplication and 8-bit exponent addition. Thus, delay of the mantissa multiplication plays a crucial role in boosting the speed. In this paper, the prime proposal is to increase the speed of the single precision floating point multiplier by implementing mantissa multiplication using cordic algorithm and exponent addition using Kogge-Stone adder which results in increasing the speed by several folds. Further, the performance of floating point multiplier using cordic algorithm and VEDIC multiplier is contemplated in terms of area, delay and power. Floating point multiplier was designed in VHDL using XILINX ISE 14.7 and implemented in XILINX Spartan 6e board. The proposed idea has shown better performance in terms of speed.
In this paper, we proposed a Coordinate Rotation Digital Computer (cordic) algorithm for efficient hardware implementation of mathematical functions which can be carried out in a wide variety of ways for many digital ...
详细信息
ISBN:
(纸本)9789811500350;9789811500343
In this paper, we proposed a Coordinate Rotation Digital Computer (cordic) algorithm for efficient hardware implementation of mathematical functions which can be carried out in a wide variety of ways for many digital signal processing applications. The cordic is a single unified algorithm for calculating many elementary functions such as trigonometric, hyperbolic, logarithmic function, exponential functions, multiplication, division, and so on. In this paper, a novel low power, low area, and high throughput fixed-point cordic algorithms are proposed. The standard cordic is also implemented for comparing the synthesis results. The proposed architecture scaling has been done using low area and low-power Scale Factor Correction Unit (SFCU). A low ADP SQRT-CSLA based ADD/SUB unit is proposed to overcomed the disadvantages of the basic ADD/SUB unit used in the standard cordic. The ROM lookup table size is also reduced to half. Extensive simulations are performed to verify the functionality. The standard and proposed cordic architectures are simulated in cadence NC launch and synthesized in cadence RC tool using TSMC GPDK 45 nm technology and area, power, and delay are calculated. The area and power consumption of the proposed cordic architecture are less when compared with standard cordic design.
This paper analyses the use of the cordic algorithm in I-Q modulators. The analyse highlights the computational advantages of using this algorithm and the drawbacks, focusing on the fixed point arithmetic problem. Two...
详细信息
ISBN:
(纸本)9780889866959
This paper analyses the use of the cordic algorithm in I-Q modulators. The analyse highlights the computational advantages of using this algorithm and the drawbacks, focusing on the fixed point arithmetic problem. Two approaches are presented and their performance is discussed based on the frequency error met by each one. Along the discussion, comparison with other computationally efficient algorithms is presented.
The article presents a modified cordic algorithm for implementing a Givens rotator. The cordic algorithm is an iterative method for computing trigonometric functions and rotating vectors without using complex calculat...
详细信息
ISBN:
(纸本)9783031637773;9783031637780
The article presents a modified cordic algorithm for implementing a Givens rotator. The cordic algorithm is an iterative method for computing trigonometric functions and rotating vectors without using complex calculations. The authors propose two modifications for improving the classical cordic algorithm: completing iterations with one-directional rotation of the vector at the final stages and choosing a scaling factor value that can be implemented with low-cost dedicated hardware utilising canonical signed digits representation. The modified algorithm is implemented in a pipeline approach using Verilog language in an Altera Cyclone V System-on-Chip FPGA. The results show that the proposed algorithm achieves higher accuracy and lower latency than the classic cordic algorithm.
暂无评论