In this paper, we propose a new class of quasi-cyclic low-density parity-check (qc-ldpc) codes, namely cyclically-coupledqc-ldpc (CC-qc-ldpc) codes, and their RAM-based decoder architecture. CC-qc-ldpccodes have a s...
详细信息
In this paper, we propose a new class of quasi-cyclic low-density parity-check (qc-ldpc) codes, namely cyclically-coupledqc-ldpc (CC-qc-ldpc) codes, and their RAM-based decoder architecture. CC-qc-ldpccodes have a simple structure and are constructed by cyclically-coupling a number of qc-ldpc subcodes. They can achieve throughput and error performance as excellent as ldpc convolutional codes, but with much lower hardware requirements. They are therefore promising candidates for future generations of communication systems such as long-haul optical communication systems. In particular, a rate-5/6 CC-qc-ldpc decoder has been implemented onto a field-programmable gate array (FPGA) and it achieves a throughput of 3.0 Gb/s at 100 MHz clock rate with 10-iteration decoding. No error floor is observed up to an E-b/N-0 of 3.50 dB, where all 1.14 x 10(16) transmitted bits have been decoded correctly.
暂无评论