Stereo vision is a well known method to acquire 3D information. One important problem in stereo vision is to establish reliable correspondence between images. Another problem is that the correspondence search is time-...
详细信息
ISBN:
(纸本)0780365763
Stereo vision is a well known method to acquire 3D information. One important problem in stereo vision is to establish reliable correspondence between images. Another problem is that the correspondence search is time-consuming. This paper presents a reliable stereo-matching algorithm and a new parallel VLSI processor architecture for stereo matching. One commonly-used method to establish correspondence between images is the SAD (sum of absolute differences) method. A window size is iteratively enlarged to select as small a window for each pixel as possible that can avoid ambiguity based on uniqueness of a minimum of an SAD graph. This process is called a global search. Next, the estimate of the corresponding pixel obtained by the global search is iteratively refined by shrinking the window size. To avoid ambiguity with a small window size, the correspondence estimate obtained by the global search is efficiently used. The proposed algorithm has regular dataflow based on iterations of SAD computation so that it is suitable for parallel processing.
In this paper we propose two algorithm-level time redundancy based Concurrent Error Detection (CED) schemes that exploit diversity in a Register Transfer (RT) level implementation. RT level diversity can be achieved e...
详细信息
ISBN:
(纸本)9780780372498
In this paper we propose two algorithm-level time redundancy based Concurrent Error Detection (CED) schemes that exploit diversity in a Register Transfer (RT) level implementation. RT level diversity can be achieved either by changing the operation-to-operator allocation (allocation diversity) or by shifting the operands before re-computation (data diversity). By enabling a fault to affect the normal result and the re-computed result in two different ways, RT level diversity yields good CED capability with low area overhead. We used Synopsys Behavior Compiler (BC) to implement the technique.
Measurement and control systems are intrinsically distributed and real-time, as they contain sensor and actuator nodes that interact with the physical world directly. Embedded software in the computational nodes is re...
详细信息
Measurement and control systems are intrinsically distributed and real-time, as they contain sensor and actuator nodes that interact with the physical world directly. Embedded software in the computational nodes is responsible for timely reaction to sensor data, and for producing actuation. This paper reviews run-time computation models for this kind of real-time embedded software, from message semantics, message acquisition, and the dataflow/control flow perspectives. In general, dataflow centric models are natural for describing measurement and control algorithms and easy to use in distributed systems, but they lack mechanisms for controlling the execution order to fulfill timing constrains. Control-flow centric models are good at handling real-time requirements but are hard to distribute and sometimes hard to analyze. Although most practical run-time models to some extent support both dataflow and control flow, they are hardly universal. In complex applications, it is desirable to use different models in different parts of the system or under different modes of operation. Cleanly integrating multiple run-time models is a challenging task. In this paper, we motivate a hierarchical architecture for composing run-time models, based on the Ptolemy II component framework and models of computation. Unlike traditional real-time operating systems that provide only one flat layer of abstraction, the hierarchical architecture enhances flexibility, scalability, and reliability of MC systems by mixing and matching multiple run-time models in a disciplined way.
Automatic control systems are typical examples of hybrid systems where continuous time aspects, related to control laws, must be carefully merged with discrete-time aspects related to control switches and exception ha...
详细信息
Automatic control systems are typical examples of hybrid systems where continuous time aspects, related to control laws, must be carefully merged with discrete-time aspects related to control switches and exception handling. These two aspects interact in real-time to ensure the nominal behavior of the system and allow for safe and graceful degradation. In a mixed synchronous/asynchronous approach, ranging from user requirements to run-time code, ORCCAD provides formalized control structures, the coordination of which is specified using the ESTEREL synchronous language. ORCCAD is actually a set of CAD tools, that have been designed and integrated to help the users through programming, formal verification, real-time code generation, and implementation processes.
In order to represent efficiently large systems, a mechanism for hierarchical composition is needed so that the model may be constructed in a structured manner and composed of simpler units easily comprehensible by th...
详细信息
In order to represent efficiently large systems, a mechanism for hierarchical composition is needed so that the model may be constructed in a structured manner and composed of simpler units easily comprehensible by the designer at each description level. In this paper we formally define the notion of hierarchy for a Petri net based representation used for modeling embedded systems. We show how small parts of a large system may be transformed by using the concept of hierarchy and the advantages of a transformational approach in the verification of embedded systems. A real-life example illustrates the feasibility of our approach on practical applications.
Interest in synthesis of Application Specific Instruction Set Processors or ASIPs has increased considerably and a number of methodologies have been proposed for ASIP design. A key step in ASIP synthesis involves deci...
详细信息
ISBN:
(纸本)1581133642
Interest in synthesis of Application Specific Instruction Set Processors or ASIPs has increased considerably and a number of methodologies have been proposed for ASIP design. A key step in ASIP synthesis involves deciding architectural features based on application requirements and constraints. In this paper we observe the effect of changing register file size on the performance as well as power and energy consumption. Detailed data is generated and analyzed for a number of application programs. Results indicate that choice of an appropriate number of registers has a significant impact on performance.
A method to determine the word length required by implementations of Digital Signal Processing (DSP) algorithms is presented. The method uses a C/C++ fixed-point simulation tool to model the impact of finite word leng...
详细信息
ISBN:
(纸本)0780366859
A method to determine the word length required by implementations of Digital Signal Processing (DSP) algorithms is presented. The method uses a C/C++ fixed-point simulation tool to model the impact of finite word length on overall accuracy. It finds a combination of quasi-optimum bit resolutions in arbitrary dataflow graphs by computing dissimilarities between fixed-point and floating-point simulation results. The selected algorithm minimizes these dissimilarities and finds a combination of word lengths that meets objectives specified by the user. This method is applicable to a wide range of DSP algorithms. It was tested on 2 benchmarks, the fifth order elliptic filter and the Inverse Discrete Cosine Transform (IDCT), and arrived to known optimum solutions.
Program slicing is a viable method to restrict the focus of a task to specific sub-components of a program. Examples of applications include debugging, testing, program comprehension, restructuring, downsizing, and pa...
详细信息
Program slicing is a viable method to restrict the focus of a task to specific sub-components of a program. Examples of applications include debugging, testing, program comprehension, restructuring, downsizing, and parallelization. The paper discusses different statement deletion based slicing methods, together with algorithms and applications to software engineering.
A new approach for the translation of SDL specifications to a mixed hardware/software system is presented. Based on the computational model of communicating extended finite state machines (EFSM) the control flow is se...
详细信息
ISBN:
(纸本)1581133642
A new approach for the translation of SDL specifications to a mixed hardware/software system is presented. Based on the computational model of communicating extended finite state machines (EFSM) the control flow is separated from dataflow of the SDL process. Hence for the first time it is possible to generate a mixed hardware/software implementation of an SDL process. This technique also reduces the complexity for high-level and register-transfer synthesis tools for the hardware parts of the system. The advantage of this methodology is shown by a design example of a wireless communication chip.
暂无评论