Rolling element bearings are widely used in high-speed rotating machinery;thus proper monitoring and fault diagnosis procedure to avoid major machine failures is necessary. As feature extraction and classification bas...
详细信息
Rolling element bearings are widely used in high-speed rotating machinery;thus proper monitoring and fault diagnosis procedure to avoid major machine failures is necessary. As feature extraction and classification based on vibration signals are important in condition monitoring technique, and superfluous features may degrade the classification performance, it is needed to extract independent features, so LSSVM (least square support vector machine) based on hybrid KICA-GDA (kernel independent component analysis-generalized discriminate analysis) is presented in this study. A new method named sensitive subband feature set design (SSFD) based on wavelet packet is also presented;using proposed variance differential spectrum method, the sensitive subbands are selected. Firstly, independent features are obtained by KICA;the feature redundancy is reduced. Secondly, feature dimension is reduced by GDA. Finally, the projected feature is classified by LSSVM. The whole paper aims to classify the feature vectors extracted from the time series and magnitude of spectral analysis and to discriminate the state of the rolling element bearings by virtue of multiclass LSSVM. Experimental results from two different fault-seeded bearing tests show good performance of the proposed method.
Bug assignment plays a critical role in the bug fixing process. However, bug assignment can be a burden for projects receiving a large number of bug reports. If a bug is assigned to a developer who lacks sufficient ex...
详细信息
Bug assignment plays a critical role in the bug fixing process. However, bug assignment can be a burden for projects receiving a large number of bug reports. If a bug is assigned to a developer who lacks sufficient expertise to appropriately address it, the software project can be adversely impacted in terms of quality, developer hours, and aggregate cost. An automated strategy that provides a list of developers ranked by suitability based on their development history and the development history of the project can help teams more quickly and more accurately identify the appropriate developer for a bug report, potentially resulting in an increase in productivity. To automate the process of assigning bug reports to the appropriate developer, several studies have employed an approach that combines natural language processing and information retrieval techniques to extract two categories of features: one targeting developers who have fixed similar bugs before and one targeting developers who have worked on source files similar to the description of the bug. As developers document their changes through their commit messages it represents another rich resource for profiling their expertise, as the language used in commit messages typically more closely matches the language used in bug reports. In this study, we have replicated the approach presented in [32] that applies a learning-to-rank technique to rank appropriate developers for each bug report. Additionally, we have extended the study by proposing an additional set of features to better profile a developer through their commit logs and through the API project descriptions referenced in their code changes. Furthermore, we explore the appropriateness of a joint recommendation approach employing a learning-to-rank technique and an ordinal regression technique. To evaluate our model, we have considered more than 10,000 bug reports with their appropriate assignees. The experimental results demonstrate the efficiency of ou
This paper presents a novel fault diagnosis method for analog circuits using ensemble empirical mode decomposition (EEMD), relative entropy, and extreme learning machine (ELM). First, nominal and faulty response wavef...
详细信息
This paper presents a novel fault diagnosis method for analog circuits using ensemble empirical mode decomposition (EEMD), relative entropy, and extreme learning machine (ELM). First, nominal and faulty response waveforms of a circuit are measured, respectively, and then are decomposed into intrinsic mode functions (IMFs) with the EEMD method. Second, through comparing the nominal IMFs with the faulty IMFs, kurtosis and relative entropy are calculated for each IMF. Next, a feature vector is obtained for each faulty circuit. Finally, an ELM classifier is trained with these feature vectors for fault diagnosis. Via validating with two benchmark circuits, results showthat the proposed method is applicable for analog fault diagnosis with acceptable levels of accuracy and time cost.
This article focuses on the problem of levels in error-message generation in interactive software systems. Most computer users are not familiar with how their systems work beyond a certain level of operations. Consequ...
详细信息
This article focuses on the problem of levels in error-message generation in interactive software systems. Most computer users are not familiar with how their systems work beyond a certain level of operations. Consequently, there is often a problem with error-message generation in interactive software systems. Such problems of file creation error often occur at a program execution level unknown to the user. Many computer users have probably experienced these kinds of error messages. The problem with these messages is that, among many other things, they are signaled by a lower level operation that has been invoked by the user command without the user being aware of it. The difficulties in error-message generation in such cases arise because a lower level operation can be invoked by many different user commands that serve radically different user intentions. An error message signaled at any level is designed with the assumption that the receiver is the caller of that operation. There is, of course, nothing wrong with this assumption if the command is activated by the user. The trouble occurs when the user is not the caller of that operation.
The dependency of complex embedded Safety-Critical Systems across Avionics and Aerospace domains on their underlying software and hardware components has gradually increased with progression in time. Such application ...
详细信息
The dependency of complex embedded Safety-Critical Systems across Avionics and Aerospace domains on their underlying software and hardware components has gradually increased with progression in time. Such application domain systems are developed based on a complex integrated architecture, which is modular in nature. Engineering practices assured with system safety standards to manage the failure, faulty, and unsafe operational conditions are very much necessary. System safety analyses involve the analysis of complex software architecture of the system, a major aspect in leading to fatal consequences in the behaviour of Safety-Critical Systems, and provide high reliability and dependability factors during their development. In this paper, we propose an architecture fault modeling and the safety analyses approach that will aid in identifying and eliminating the design flaws. The formal foundations of SAE Architecture Analysis & Design Language (AADL) augmented with the Error Model Annex (EMV) are discussed. The fault propagation, failure behaviour, and the composite behaviour of the design flaws/failures are considered for architecture safety analysis. The illustration of the proposed approach is validated by implementing the Speed Control Unit of Power-Boat Autopilot (PBA) system. The Error Model Annex (EMV) is guided with the pattern of consideration and inclusion of probable failure scenarios and propagation of fault conditions in the Speed Control Unit of Power-Boat Autopilot (PBA). This helps in validating the system architecture with the detection of the error event in the model and its impact in the operational environment. This also provides an insight of the certification impact that these exceptional conditions pose at various criticality levels and design assurance levels and its implications in verifying and validating the designs.
Seesaw gate concept, which is based on a reversible DNA strand branch process, has been found to have the potential to be used in the construction of various computing devices. In this study, we consider constructing ...
详细信息
Seesaw gate concept, which is based on a reversible DNA strand branch process, has been found to have the potential to be used in the construction of various computing devices. In this study, we consider constructing full adder and serial binary adder, using the new concept of seesaw gate. Our simulation of the full adder preformed properly as designed;however unexpected exception is noted in the simulation of the serial binary adder. To identify and address the exception, we propose a new method for debugging the molecular circuit. The main idea for this method is to add fan-outs to monitor the circuit in a reverse stepwise manner. These fan-outs are fluorescent signals that can obtain the real-time concentration of the target molecule. By analyzing the monitoring result, the exception can be identified and located. In this paper, examples of XOR and serial binary adder circuits are described to prove the practicability and validity of the molecular circuit debugging method.
Focuses on the mistakes of engineers in debugging a system using a four-port Wide Area Network adapter card. Separation of the system into smaller pieces; Neglect on the standard scientific method; Connection of data ...
详细信息
Focuses on the mistakes of engineers in debugging a system using a four-port Wide Area Network adapter card. Separation of the system into smaller pieces; Neglect on the standard scientific method; Connection of data pins into the transmit chips.
In the 1970s, around the time that MOS Technology introduced the 8-bit 6502processor, I took a job as chief engineer at a company that developed, manufactured, and suppliedmilitary and industrial security-monitoring s...
详细信息
In the 1970s, around the time that MOS Technology introduced the 8-bit 6502processor, I took a job as chief engineer at a company that developed, manufactured, and suppliedmilitary and industrial security-monitoring systems. Job 1 was an intermittent problem in thecurrent model that caused the watchdog timer to reset the system. The default condition for a systemreset was to secure all doors and sensors throughout the monitored areas to condition "red."
暂无评论