咨询与建议

限定检索结果

文献类型

  • 6 篇 会议
  • 1 篇 期刊文献

馆藏范围

  • 7 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 7 篇 工学
    • 4 篇 电气工程
    • 2 篇 计算机科学与技术...
    • 1 篇 光学工程
    • 1 篇 电子科学与技术(可...
    • 1 篇 软件工程
  • 2 篇 理学
    • 2 篇 物理学

主题

  • 7 篇 defect based tes...
  • 2 篇 standard cells c...
  • 2 篇 circuit marginal...
  • 2 篇 process marginal...
  • 2 篇 path delay testi...
  • 1 篇 march test gener...
  • 1 篇 rf mixer
  • 1 篇 build-in-self te...
  • 1 篇 full open
  • 1 篇 fault extraction
  • 1 篇 design for testa...
  • 1 篇 resistive bridgi...
  • 1 篇 test vector modi...
  • 1 篇 memory testing
  • 1 篇 test sequence
  • 1 篇 test vector gene...
  • 1 篇 bridging faults

机构

  • 2 篇 intel corp santa...
  • 1 篇 univ ioannina de...
  • 1 篇 univ iowa dept e...
  • 1 篇 kyushu inst tech...
  • 1 篇 politecn torino ...
  • 1 篇 univ athens dept...
  • 1 篇 warsaw univ tech...
  • 1 篇 warsaw univ tech...

作者

  • 2 篇 galivanche r
  • 2 篇 zachariah st
  • 2 篇 wielgus andrzej
  • 2 篇 kundu s
  • 2 篇 sengupta s
  • 1 篇 potrykus bartosz
  • 1 篇 miyase kohei
  • 1 篇 terashima kenta
  • 1 篇 di carlo stefano
  • 1 篇 arapoyanni angel...
  • 1 篇 dermentzoglou la...
  • 1 篇 kajihara seiji
  • 1 篇 tsiatouhas yiorg...
  • 1 篇 savino alessandr...
  • 1 篇 pleskacz witold
  • 1 篇 reddy sudhakar m...
  • 1 篇 prinetto paolo
  • 1 篇 politano gianfra...
  • 1 篇 wen xiaoqing
  • 1 篇 scionti alberto

语言

  • 6 篇 英文
  • 1 篇 中文
检索条件"主题词=Defect Based Testing"
7 条 记 录,以下是1-10 订阅
排序:
CMOS standard cells characterization for open defects for test pattern generation  12
CMOS standard cells characterization for open defects for te...
收藏 引用
12th Conference on Electron Technology (ELTE)
作者: Wielgus, Andrzej Pleskacz, Witold Warsaw Univ Technol Inst Microelect & Optoelect Ul Koszykowa 75 PL-00662 Warsaw Poland
This paper presents an extended method of CMOS standard cells characterization for defect based voltage testing. It allows to estimate the probabilities of physical open defects occurrences in a cell, describes its fa... 详细信息
来源: 评论
Resistive Shorts Characterization in CMOS Standard Cells for Test Pattern Generation
Resistive Shorts Characterization in CMOS Standard Cells for...
收藏 引用
11th Conference on Electron Technology
作者: Wielgus, Andrzej Potrykus, Bartosz Warsaw Univ Technol Inst Microelect & Optoelect PL-00662 Warsaw Poland
This paper presents an extended method of CMOS standard cells characterization for defect based voltage testing. Resistance of a short defect is taken into account while considering faulty behavior caused by this defe... 详细信息
来源: 评论
Genetic defect based March Test Generation for SRAM  1
收藏 引用
Conference on EvoApplications 2011: EvoCOMPLEX, EvoGAMES, EvoIASP, EvoINTELLIGENCE, EvoNUM, AND EvoSTOC
作者: Di Carlo, Stefano Politano, Gianfranco Prinetto, Paolo Savino, Alessandro Scionti, Alberto Politecn Torino Control & Comp Engn Dept I-10129 Turin Italy
The continuos shrinking of semiconductor's nodes makes semiconductor memories increasingly prone to electrical defects tightly related to the internal structure of the memory. Exploring the effect of fabrication d... 详细信息
来源: 评论
A Build-In Self-Test Technique for RF Mixers
A Build-In Self-Test Technique for RF Mixers
收藏 引用
13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems
作者: Dermentzoglou, Lambros Arapoyanni, Angela Tsiatouhas, Yiorgos Univ Athens Dept Informat & Telecommun Athens Greece Univ Ioannina Dept Comp Sci Ioannina Greece
A Build-In Self-Test (BiST) circuit suitable for embedded RF Mixers in System-on-Chip applications is presented in this paper. This is a defect-oriented test scheme that dynamically sets the Mixer to operate in homody... 详细信息
来源: 评论
On detection of bridge defects with stuck-at tests
On detection of bridge defects with stuck-at tests
收藏 引用
7th Workshop on RTL and High Level testing
作者: Miyase, Kohei Terashima, Kenta Wen, Xiaoqing Kajihara, Seiji Reddy, Sudhakar M. Univ Iowa Dept Elect & Comp Engn Iowa City IA 52242 USA Kyushu Inst Technol Fac Comp Sci & Syst Engn Iizuka Fukuoka 8208502 Japan
If a test set for more complex faults than stuck-at faults is generated, higher defect coverage would be obtained. Such a test set, however, would have a large number of test vectors, and hence the test costs would go... 详细信息
来源: 评论
Test challenges in nanometer technologies
收藏 引用
JOURNAL OF ELECTRONIC testing-THEORY AND APPLICATIONS 2001年 第3-4期17卷 209-218页
作者: Kundu, S Zachariah, ST Sengupta, S Galivanche, R Intel Corp Santa Clara CA 95054 USA
Device scaling has led to the blurring of the boundary between design and test: marginalities introduced by design tool approximations can cause failures when aggressive designs are subjected to process variation. Lar... 详细信息
来源: 评论
Test challenges in nanometer technologies
Test challenges in nanometer technologies
收藏 引用
IEEE European Test Workshop
作者: Kundu, S Zachariah, ST Sengupta, S Galivanche, R Intel Corp Santa Clara CA 95054 USA
Device scaling has led to the blurring of the boundary between design and test: marginalities introduced by design tool approximations can cause failures when aggressive designs are subjected to process variation. Lar... 详细信息
来源: 评论