咨询与建议

限定检索结果

文献类型

  • 1 篇 期刊文献
  • 1 篇 会议

馆藏范围

  • 2 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 2 篇 工学
    • 2 篇 电气工程
    • 1 篇 电子科学与技术(可...
    • 1 篇 计算机科学与技术...

主题

  • 2 篇 stt-mram
  • 2 篇 device-to-system...
  • 1 篇 double-barrier m...
  • 1 篇 double-barrier m...
  • 1 篇 cache memory
  • 1 篇 finfet

机构

  • 2 篇 univ calabria di...
  • 1 篇 univ messina mif...
  • 1 篇 politecn bari de...
  • 1 篇 isep lisite f-75...

作者

  • 2 篇 de rose raffaele
  • 2 篇 lanuzza marco
  • 2 篇 garzon esteban
  • 2 篇 crupi felice
  • 1 篇 carpentieri mari...
  • 1 篇 trojman lionel
  • 1 篇 finocchio giovan...

语言

  • 2 篇 英文
检索条件"主题词=Device-to-system simulation framework"
2 条 记 录,以下是1-10 订阅
排序:
Assessment of STT-MRAMs based on double-barrier MTJs for cache applications by means of a device-to-system level simulation framework
收藏 引用
INTEGRATION-THE VLSI JOURNAL 2020年 71卷 56-69页
作者: Garzon, Esteban De Rose, Raffaele Crupi, Felice Trojman, Lionel Finocchio, Giovanni Carpentieri, Mario Lanuzza, Marco Univ Calabria DIMES I-87036 Arcavacata Di Rende Italy Isep LISITE F-75006 Paris France Univ Messina MIFT Dept I-98166 Messina Italy Politecn Bari DEI I-70125 Bari Italy
This paper explores non-volatile cache memories implemented by spin-transfer torque magnetic random access memories (STT-MRAMs) based on state-of-the-art perpendicular magnetic tunnel junctions (MTJs) and FinFETs. The... 详细信息
来源: 评论
device-to- system Level simulation framework for STT-DMTJ Based Cache Memory  26
Device-to- System Level Simulation Framework for STT-DMTJ Ba...
收藏 引用
26th IEEE International Conference on Electronics, Circuits and systems (ICECS)
作者: Garzon, Esteban De Rose, Raffaele Crupi, Felice Lanuzza, Marco Univ Calabria DIMES I-87036 Arcavacata Di Rende Italy
This paper presents a comparative study on nonvolatile cache memories based on nanoscaled spin-transfer torque (STT)-magnetic tunnel junctions (MTJs). In particular, the impact of using double-barrier MTJs (DMTJs) ins... 详细信息
来源: 评论