field programmable gate arrays (FPGA) with antifuse elements are preferred in aerospace applications due to their non-volatility and demonstrated radiation hardness. Because aerospace applications typically involve lo...
详细信息
field programmable gate arrays (FPGA) with antifuse elements are preferred in aerospace applications due to their non-volatility and demonstrated radiation hardness. Because aerospace applications typically involve long operating life, there is a requirement to store un-programmed antifuse FPGA parts for long periods and program them when necessary to support the system. No study on the long term reliability of un-programmed antifuse FPGAs in the storage environment is reported in literature. In this paper, antifuse structures, programming process, and failure mechanisms of antifuse FPGAs are discussed. A failure modes, mechanisms and effects (FMMEA) analysis was performed for storage conditions and critical failure mechanisms were identified. High temperature storage tests of a select number of antifuse FPGAs were performed to accelerate the identified failure mechanisms. These parts were subsequently programmed and yield data was analyzed to determine the effects of high temperature storage. (C) 2013 Elsevier Ltd. All rights reserved.
Number plate (NP) binarization and adjustment are important preprocessing stages in automatic number plate recognition (ANPR) systems and are used to link the number plate localization (NPL) and character segmentation...
详细信息
Number plate (NP) binarization and adjustment are important preprocessing stages in automatic number plate recognition (ANPR) systems and are used to link the number plate localization (NPL) and character segmentation stages. Successfully linking these two stages will improve the performance of the entire ANPR system. We present two optimized low-complexity NP binarization and adjustment algorithms. Efficient area/speed architectures based on the proposed algorithms are also presented and have been successfully implemented and tested using the Mentor Graphics RC240 FPGA development board, which together require only 9% of the available on-chip resources of a Virtex-4 FPGA, run with a maximum frequency of 95.8 MHz and are capable of processing one image in 0.07 to 0.17 ms. (C) 2013 SPIE and IS&T [DOI: 10.1117/***.22.1.013009]
The last decade has a rapid development in the structure of a programmable processor called fieldprogrammablegate Array (FPGA), which is used to implement a hardware circuit to perform the functions for high speed a...
详细信息
ISBN:
(纸本)9781467356138;9781467356121
The last decade has a rapid development in the structure of a programmable processor called fieldprogrammablegate Array (FPGA), which is used to implement a hardware circuit to perform the functions for high speed application. Sobel edge detection is a method to find the edge pixels in an image. This method exploits the change in intensity with respect to neighboring pixels. This paper introduces the implementation of Sobel edge detection method in the FPGA processor [1,2]. The implementation is performed based on two FPGA families from Xilinx, Spartan and Virtex. The cost of these implementations using Spartan3 is 41.66%, Spartan6 is 70%, Virtex5 is 3.69% and Virtex6 is 3.61%. The frequency is 169.188 MHz for using Spartan3, 45.7 MHz for Spartan6, 85.060 MHz for Virtex5 and 65.8 MHz for Virtex6.
High-resolution time-to-digital converter(TDC) finds major applications in light detection and ranging(Lidar) systems as one of the high precision time measuring techniques. In this work, a high-resolution TDC is desi...
详细信息
High-resolution time-to-digital converter(TDC) finds major applications in light detection and ranging(Lidar) systems as one of the high precision time measuring techniques. In this work, a high-resolution TDC is designed and implemented on a Xilinx field-programmablegate array(FPGA) board. For precision time measurements, the proposed TDC uses an internal tapped delay chain written in Verilog. The TDC circuit measurement errors are examined and calibrated following several principles of error reduction techniques to meet the specific demand for the high-precision Lidar range. Experiments have shown that the suggested calibration TDC has higher performance, achieving sub-35 ps resolution. The design is fully customizable and implemented as a set of separate intellectual property cores. This allows for easy implementation and meets the requirements of the present-day pulse Lidar systems.
Montgomery Modular Multiplication (MMM) is widely used in many public key cryptography systems. This paper presents a Flexible Low Area-Latency MMM (FLALM) implementation, which supports Generic Montgomery Modular Mul...
详细信息
Montgomery Modular Multiplication (MMM) is widely used in many public key cryptography systems. This paper presents a Flexible Low Area-Latency MMM (FLALM) implementation, which supports Generic Montgomery Modular Multiplication (GMM) and Square Montgomery Modular Multiplication (SMM) operations. A new SMM schedule for the Finely Integrated Product Scanning (FIPS) GMM algorithm is proposed to accelerate SMM with tiny additional design. Furthermore, a new FIPS dual-schedule is proposed to solve the data hazards of this algorithm. Finally, we explore the trade-off between area and latency, and present the FLALM to accelerate GMM and SMM. The FLALM is implemented on FPGA (Virtex-7 platform). The results show that the area*latency (AL) value of FLALM (wordsize w=128) is 38.1% and 44.7% better than the previous state-of-art scalable references when performing 1024-bit and 2048-bit GMM, respectively. Moreover, when computing SMM, the advantage of AL value is raised to 73.7% and 86.3% respectively.
Nonvolatile field-programmablegatearrays (FPGAs) offer advantages in terms of high logic density and near-zero leakage power when contrasted with conventional static random access memory-based FPGAs. However, they h...
详细信息
Nonvolatile field-programmablegatearrays (FPGAs) offer advantages in terms of high logic density and near-zero leakage power when contrasted with conventional static random access memory-based FPGAs. However, they have a lifetime issue. To deal with this problem, a series of configuration files can be generated with various logical-to-physical mappings. This enables intensive writing to be distributed across different physical regions for wear leveling. Currently, the configuration files are independently generated, which is time consuming. In this article, we propose to investigate correlations and use them to assist the computer-aided design (CAD) flow to speed up the procedure of generating configuration files. First, we develop dynamic probabilities to drive the swapping of placement stage in CAD flow, so as to push components to locate appropriate positions quickly. Second, we design the congestion information inheritance strategy to adjust routing parameters in the routing stage, aiming to reduce the number of routing attempts. Evaluation shows that the proposed schemes can deliver 44.15% decrease in placement and routing runtime, while maintaining comparable performance and lifetime, when compared with existing strategies.
The ITER interlock control system (ICS) assumes a crucial role in the tokamak operation to protect the investment against machine protection hazards. Consequently, it must be developed in compliance with the most chal...
详细信息
The ITER interlock control system (ICS) assumes a crucial role in the tokamak operation to protect the investment against machine protection hazards. Consequently, it must be developed in compliance with the most challenging requirements. The National Instruments CompactRIO (NI cRIO) technology was chosen by ITER as the field-programmablegate array (FPGA)-based platform to develop the investment protection functions, with strict time constraints. This contribution focuses on the specific requirements for the ITER advanced protection system (APS) where the disruption mitigation control function requires a sequenced release of hydrogen ice pellets with an accuracy of less than 1 ms. These requirements are an evolution of previous protection system designs based on CompactRIO (cRIO) and motivated this feasibility study. The cRIO platform used at ITER is the NI9159, which provides an MXIe interface between a Virtex 5 LX110 FPGA and a host computer running a Linux preemptive kernel. ITER decided to improve two important requirements: 1) the MXIe interface communication latency's jitter by redesigning the ITER National Instruments (NI)-RIO Linux device driver and 2) the ability to timestamp events in the FPGA logic by designing a specific firmware module based on the precision time protocol (PTP) as used in the ITER time communication network (TCN). This contribution reports the design methodology that is followed, the firmware and software elements implemented, and the time-keeping performance obtained from the approach.
FPGA implementation of a multi-channel pipelined large FFT architecture is challenging due to its complex inter-channel data scheduling, high-throughput requirement, and resource-constrained hardware. By transforming ...
详细信息
FPGA implementation of a multi-channel pipelined large FFT architecture is challenging due to its complex inter-channel data scheduling, high-throughput requirement, and resource-constrained hardware. By transforming to 2D-FFT implementation, investigating different binary tree schemes, and exploring various radices, butterflies, as well as data path structures, many hardware architectures have been designed to enhance single-channel large FFT or multi-channel medium-small size FFT performance. These designs fall short in addressing the demands of multi-channel pipelined and large FFT applications. In this article, a self-attention multipath delay feedback (SA-MDF) algorithm is proposed to analyze and identify the most critical bottleneck, then automatically pay attention to improve it, and finally generate the optimal FFT framework by exhaustively exploring the design space. The proposed algorithm alleviates the design difficulties and speeds up the FPGA implementation. Furthermore, an approximate roofline model and a novel binary tree scheme are introduced to further minimize the utilization of on-chip memory. A comprehensive comparison in terms of principles, implementation methods, and optimization effects is conducted when compared with other multi-channel FFT architectures. Experimental results show that the proposed FFT architectures are superior to other FFT implementations in terms of channel count, FFT length, high-throughput data arrangement, and adaptability to diverse hardware platforms.
White Gaussian noise (WGN) is widely used in communication system testing, physical modeling, Monte Carlo simulations, and electronic countermeasures. WGN generation relies heavily on random numbers. In this work, we ...
详细信息
White Gaussian noise (WGN) is widely used in communication system testing, physical modeling, Monte Carlo simulations, and electronic countermeasures. WGN generation relies heavily on random numbers. In this work, we present an implementation of WGN generation utilizing a quantum entropy source chip for the first time. A photonic integrated chip based on the vacuum state scheme generates quantum random numbers at a real-time output rate of up to 6.4 Gbps. A hardware-based inversion method converts uniform quantum random numbers into Gaussian random numbers using the inverse cumulative distribution function. Subsequently, the WGN signal is generated through a digital-to-analog converter and amplifiers. The WGN generator is characterized by a bandwidth of 230 MHz, a crest factor as high as 6.2, and an adjustable peak-to-peak range of 2.5 V. This work introduces a novel approach to WGN generation with information-theory provable quantum random numbers to enhance system security.
This study proposes a clock synchronization protocol using the functionalities of IDELAYE2 and IOSERDESE2 primitives of an AMD Xilinx field-programmablegate array (FPGA) to serve as a general-purpose data-streaming t...
详细信息
This study proposes a clock synchronization protocol using the functionalities of IDELAYE2 and IOSERDESE2 primitives of an AMD Xilinx field-programmablegate array (FPGA) to serve as a general-purpose data-streaming type time-to-digital converter (TDC) for particle and nuclear physics experiments. A clock synchronization protocol called local area common clock protocol (LACCP) was developed as the upper layer protocol of a proprietary link (MIKUMARI), which was defined prior to this work by a community of users from the experimental physics field in Japan. Clock synchronization is realized using a round-trip time measurement with the system clock period and a fine offset time estimation, which corresponds to the clock signal phase difference between the primary and secondary FPGAs. The fine offset measurement is based on information from the IDELAYE2 and ISERDESE2 primitives utilized as the physical layer of the MIKUMARI link. No extra component is used. The LACCP can be implemented in an FPGA using general IO pin pairs for serial transmission and reception. A streaming high-resolution TDC (Str-HRTDC) was developed based on a tapped-delay-line (TDL) built from CARRY4 primitives in the AMD Xilinx Kintex-7 FPGA. It continuously measures the timing with 19.5-ps intrinsic resolution in sigma and provides unique timestamp information over 2.4 h by introducing the time frame structure defined and synchronized by LACCP. The clock synchronization accuracy and the timing resolution were evaluated by connecting four modules with optical fibers up to 100 m in length. No cable length dependence was confirmed. The obtained synchronization accuracy was approximately 300 ps. The timing resolution between two synchronized modules was 23.1 ps in sigma.
暂无评论