咨询与建议

限定检索结果

文献类型

  • 727 篇 期刊文献
  • 580 篇 会议
  • 30 篇 学位论文
  • 1 册 图书
  • 1 篇 科技报告

馆藏范围

  • 1,339 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 1,231 篇 工学
    • 749 篇 电气工程
    • 543 篇 计算机科学与技术...
    • 185 篇 信息与通信工程
    • 129 篇 控制科学与工程
    • 122 篇 电子科学与技术(可...
    • 102 篇 仪器科学与技术
    • 82 篇 软件工程
    • 61 篇 机械工程
    • 48 篇 航空宇航科学与技...
    • 44 篇 材料科学与工程(可...
    • 44 篇 核科学与技术
    • 40 篇 石油与天然气工程
    • 28 篇 动力工程及工程热...
    • 18 篇 力学(可授工学、理...
    • 18 篇 生物医学工程(可授...
    • 13 篇 交通运输工程
    • 11 篇 网络空间安全
    • 10 篇 光学工程
    • 10 篇 测绘科学与技术
    • 8 篇 生物工程
  • 204 篇 理学
    • 138 篇 物理学
    • 27 篇 数学
    • 26 篇 化学
    • 25 篇 生物学
  • 82 篇 管理学
    • 71 篇 管理科学与工程(可...
    • 8 篇 公共管理
    • 8 篇 图书情报与档案管...
  • 69 篇 医学
    • 43 篇 临床医学
    • 12 篇 基础医学(可授医学...
    • 7 篇 特种医学
  • 5 篇 法学
  • 5 篇 农学
  • 4 篇 军事学
  • 2 篇 经济学
  • 2 篇 教育学
  • 2 篇 文学
  • 1 篇 艺术学

主题

  • 1,339 篇 field programmab...
  • 195 篇 field programmab...
  • 108 篇 fpga
  • 35 篇 digital signal p...
  • 34 篇 hardware
  • 23 篇 cryptography
  • 21 篇 system-on-chip
  • 19 篇 hardware descrip...
  • 19 篇 convolutional ne...
  • 18 篇 image processing
  • 17 篇 logic circuits
  • 17 篇 digital signal p...
  • 17 篇 vhdl
  • 15 篇 computer archite...
  • 15 篇 real-time system...
  • 14 篇 signal processin...
  • 14 篇 graphics process...
  • 14 篇 reconfigurable a...
  • 14 篇 power consumptio...
  • 14 篇 machine learning

机构

  • 6 篇 george mason uni...
  • 5 篇 univ sci & techn...
  • 5 篇 kyushu inst tech...
  • 4 篇 beihang univ sch...
  • 4 篇 indian inst tech...
  • 4 篇 weifang univ inf...
  • 4 篇 huazhong univ sc...
  • 4 篇 naval postgradua...
  • 4 篇 auburn univ dept...
  • 4 篇 shanghai univ sc...
  • 3 篇 lodz univ techno...
  • 3 篇 univ london impe...
  • 3 篇 shanghai jiao to...
  • 3 篇 harbin univ sci ...
  • 3 篇 kyushu inst tech...
  • 3 篇 univ burdwan uni...
  • 3 篇 indian inst tech...
  • 3 篇 univ washington ...
  • 3 篇 tennessee techno...
  • 3 篇 univ sci & techn...

作者

  • 8 篇 diehl william
  • 8 篇 gaj kris
  • 7 篇 tamukoh hakaru
  • 7 篇 wang peng
  • 6 篇 monmasson e.
  • 6 篇 makowski d.
  • 6 篇 de castro angel
  • 5 篇 jablonski g.
  • 5 篇 wang yonggang
  • 5 篇 garrido javier
  • 5 篇 mielczarek a.
  • 5 篇 napieralski a.
  • 5 篇 perek p.
  • 4 篇 sanchez alberto
  • 4 篇 torikai hiroyuki
  • 4 篇 tsang p. w. m.
  • 4 篇 watanabe minoru
  • 4 篇 luk wayne
  • 4 篇 xu tongge
  • 4 篇 wang fan

语言

  • 1,277 篇 英文
  • 41 篇 其他
  • 19 篇 中文
  • 2 篇 土耳其文
检索条件"主题词=Field Programmable Gate array"
1339 条 记 录,以下是261-270 订阅
排序:
A comparative analysis of 1-level multiplier-free discrete wavelet transform implementations on FPGAs
收藏 引用
TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES 2018年 第5期26卷 2194-2205页
作者: Alzaq, Husam Ustundag, Burak Berk Istanbul Tech Univ Fac Comp Engn Dept Comp Engn Istanbul Turkey
In this article, we investigated the design and implementation aspects of multilevel discrete wavelet transform (DWT) by employing a finite impulse response filter on field programmable gate array platform. We present... 详细信息
来源: 评论
Design and evaluation of a low-cost multistatic netted radar system
收藏 引用
IET RADAR SONAR AND NAVIGATION 2007年 第5期1卷 362-368页
作者: Derham, T. E. Doughty, S. Woodbridge, K. Baker, C. J. UCL Dept Elect & Elect Engn London WC1E 7JE England NHK Japan Broadcasting Corp Sci & Tech Res Labs Setagaya Ku Tokyo 1578510 Japan
This paper reports on the design and initial evaluation of a low-cost multistatic radar system that exploits digital components. The system is based on a commercial-off-the-shelf and open architecture approach, using ... 详细信息
来源: 评论
Hierarchical Watermarking Method for FPGA IP Protection
收藏 引用
IETE TECHNICAL REVIEW 2013年 第5期30卷 367-374页
作者: Nie, Tingyuan Zhou, Lijian Li, Yansheng Qingdao Technol Univ Commun & Elect Engn Inst Qingdao 266033 Peoples R China
With the increasing intellectual property (IP) abuse in System-on-a-Chip design, watermarking technique is playing an important role for IP protection. In this paper, we combine watermarking methods at different level... 详细信息
来源: 评论
Area- and power-efficient iterative single/double-precision merged floating-point multiplier on FPGA
收藏 引用
IET COMPUTERS AND DIGITAL TECHNIQUES 2017年 第4期11卷 149-158页
作者: Zhang, Hao Chen, Dongdong Ko, Seok-Bum Univ Saskatchewan Dept Elect & Comp Engn Saskatoon SK S7N 5A9 Canada Intel Corp San Jose CA USA
In this study, an area and power-efficient iterative floating-point (FP) multiplier architecture is designed and implemented on FPGA devices with pipelined architecture. The proposed multiplier supports both single-pr... 详细信息
来源: 评论
An efficient hybrid learning algorithm for neural network-based speech recognition systems on FPGA chip
收藏 引用
NEURAL COMPUTING & APPLICATIONS 2014年 第7-8期24卷 1879-1885页
作者: Pan, Shing-Tai Lan, Min-Lun Natl Univ Kaohsiung Dept Comp Sci & Informat Engn Kaohsiung 811 Taiwan Shu Te Univ Inst Comp Sci & Informat Engn Kaohsiung 824 Taiwan
This paper implemented an artificial neural network (ANN) on a field programmable gate array (FPGA) chip for Mandarin speech measurement and recognition of nonspecific speaker. A three-layer hybrid learning algorithm ... 详细信息
来源: 评论
Analytic Model Predictive Controller for Collision-Free Relative Motion Reconfiguration
收藏 引用
JOURNAL OF GUIDANCE CONTROL AND DYNAMICS 2012年 第4期35卷 1069-1079页
作者: Sauter, Luke Palmer, P. Univ Surrey Surrey Space Ctr Surrey GU2 7XH England
Large formations of satellites currently require extensive ground-based planning to enable formation-wide collision-free reconfiguration. Allowing satellite formations the flexibility to execute collision-free reconfi... 详细信息
来源: 评论
Chip Implementation of Digital Scalar Space-vector Pulse Width Modulation for Induction Motor Drive
收藏 引用
ELECTRIC POWER COMPONENTS AND SYSTEMS 2011年 第16期39卷 1733-1747页
作者: Sung, Guo-Ming Wang, Wei-Yu Hsieh, Hsiang-Yuan Natl Taipei Univ Technol Dept Elect Engn Taipei 10608 Taiwan Natl Taipei Univ Technol Grad Inst Mech & Elect Engn Taipei 10608 Taiwan
This article presents a digital integrated circuit for digital scalar space-vector pulse width modulation in a vector-controlled induction motor drive. All of the blocks, including input stage, calculation, read-only ... 详细信息
来源: 评论
FPGA Implementation of Sparsity Independent Regularized Pursuit for Fast CS Reconstruction
收藏 引用
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS 2022年 第4期69卷 1617-1628页
作者: Thomas, Thomas James Rani, J. Sheeba Indian Inst Space Sci & Technol Dept Av Thiruvananthapuram 695547 Kerala India
Sparse recovery algorithms are integral to compressed sensing (CS) as they facilitate the reconstruction of higher dimensional signals from sub-Nyquist measurements. Although Orthogonal Matching Pursuit (OMP) has been... 详细信息
来源: 评论
An accelerator for physics simulations
收藏 引用
COMPUTING IN SCIENCE & ENGINEERING 2007年 第5期9卷 16-25页
作者: Danese, Giovanni Leporati, Francesco Bera, Marco Giachero, Mauro Nazzicari, Nelson Spelgatti, Alvaro Univ Pavia Fac Engn Pavia Italy
An accelerator based on field-programmable gate array (FPGA) technology accelerates double-precision floating-point operations present in the energy calculation of Monte Carlo-Metropolis simulations. The accelerator u... 详细信息
来源: 评论
Low area FPGA implementation of modified histogram estimation architecture with CSAC-DPROM-OBC for medical image enhancement application
收藏 引用
INTERNATIONAL JOURNAL OF NANOTECHNOLOGY 2023年 第1-4期20卷 259-280页
作者: Bonagiri, Koteswar Rao Kande, Giri Babu Reddy, P. Chandrasekhar Jawaharlal Nehru Technol Univ Dept Elect & Commun Engn Hyderabad 500085 India Marrilaxman Reddy Inst Technol & Management Domara Pocham Pally 500043 Telangana India Vasireddy Venkatadri Inst Technol Dept Elect & Commun Engn Namburu 522508 Andhrapradesh India
In this work, modified histogram estimation (MHE) architecture is proposed to verify the histogram count in the FPGA platform, and the Basic HE (BHE) architecture is also implemented for comparative purpose. The entir... 详细信息
来源: 评论