NASA Technical Reports Server (Ntrs) 20150003293: Ionospheric Delay Compensation Using a Scale Factor Based on an Altitude of a Receiver by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); p...
详细信息
NASA Technical Reports Server (Ntrs) 20150003293: Ionospheric Delay Compensation Using a Scale Factor Based on an Altitude of a Receiver by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20120004266: Florida Tech Cubesat Experiment Feasibility Study by NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20120004266: Florida Tech Cubesat Experiment Feasibility Study by NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20110016388: Absolute Position Encoders with Vertical Image Binning by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20110016388: Absolute Position Encoders with Vertical Image Binning by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20150000446: Aeroflex Technology as Class-Y Demonstrator by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20150000446: Aeroflex Technology as Class-Y Demonstrator by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20140000672: Physics of Failure Analysis of Xilinx Flip Chip Ccga Packages: Effects of Mission Environments on Properties of LP2 Underfill and Ati Lid Adhesive Materials by NASA Te...
详细信息
NASA Technical Reports Server (Ntrs) 20140000672: Physics of Failure Analysis of Xilinx Flip Chip Ccga Packages: Effects of Mission Environments on Properties of LP2 Underfill and Ati Lid Adhesive Materials by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20150015964: Single Event Effects in Fpga Devices 2014-2015 by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20150015964: Single Event Effects in Fpga Devices 2014-2015 by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20140017350: Xilinx Virtex-5Qv (V5Qv) Independent Seu Data by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
NASA Technical Reports Server (Ntrs) 20140017350: Xilinx Virtex-5Qv (V5Qv) Independent Seu Data by NASA Technical Reports Server (Ntrs); NASA Technical Reports Server (Ntrs); published by
Reducing radiation doses is one of the key concerns in computed tomography (CT) based 3D reconstruction. Although iterative methods such as the expectation maximization (EM) algorithm can be used to address this issue...
详细信息
Reducing radiation doses is one of the key concerns in computed tomography (CT) based 3D reconstruction. Although iterative methods such as the expectation maximization (EM) algorithm can be used to address this issue, applying this algorithm to practice is difficult due to the long execution time. Our goal is to decrease this long execution time to an order of a few minutes, so that low-dose 3D reconstruction can be performed even in time-critical events. In this paper we introduce a novel parallel scheme that takes advantage of numerous block RAMs on field-programmable gate arrays (FPGAs). Also, an external memory bandwidth reduction strategy is presented to reuse both the sinogram and the voxel intensity. Moreover, a customized processing engine based on the FPGA is presented to increase overall throughput while reducing the logic consumption. Finally, a hardware and software flow is proposed to quickly construct a design for various CT machines. The complete reconstruction system is implemented on an FPGA-based server-class node. Experiments on actual patient data show that a 26.9 speedup can be achieved over a 16-thread multicore CPU implementation.
Large area/delay/power overheads are required to support the reconfigurability of field-programmable gate arrays (FPGAs). We proposed a hybrid CMOS/nanotechnology dynamically reconfigurable architecture, called NATURE...
详细信息
Large area/delay/power overheads are required to support the reconfigurability of field-programmable gate arrays (FPGAs). We proposed a hybrid CMOS/nanotechnology dynamically reconfigurable architecture, called NATURE, earlier to address this challenge. It uses the concept of temporal logic folding and fine-grain (i.e., cycle-level) dynamic reconfiguration to increase logic density and save area. Because logic folding reduces area significantly, most of the on-chip communications become localized. To take full advantage of localized communications, we then presented a new CMOS-based fine-grain dynamically reconfigurable (FDR) architecture. It consists of an array of homogeneous logic elements (LEs), which can be configured into logic or interconnect or a combination of both. FDR eliminates most of the long-distance and global wires, which occupy a large amount of area in conventional FPGAs. FDR improves the areadelay product by an order of magnitude relative to conventional architectures. In this paper, we present an augmented FDR 2.0 architecture, where: 1) the LE is augmented with dedicated carry logic to facilitate arithmetic operations;2) diagonal direct links are incorporated to improve the flexibility of local communication;and 3) coarse-grain blocks, including embedded memories and digital signal processing (DSP) blocks, are added to support fast data-intensive computations. Experimental results show that the coarse-grain design can improve circuit performance by 3.6x compared with the fine-grain FDR architecture. Incorporation of the DSP blocks in FDR 2.0 also enables more effective areadelay and power-delay tradeoffs, allowing the users to trade performance for smaller area or power consumption. We have implemented the design in the 22-nm FinFET technology, which enables more flexible and effective power management. Finally, different types of FinFETs and power management techniques have been explored in FDR 2.0 to optimize power.
In this paper, an architecture design of a hardware accelerator capable to expand the dynamic range of low dynamic range images to the 32-bit high dynamic range counterpart is presented. The processor implements on-th...
详细信息
In this paper, an architecture design of a hardware accelerator capable to expand the dynamic range of low dynamic range images to the 32-bit high dynamic range counterpart is presented. The processor implements on-the-fly calculation of the edge-preserving bilateral filtering and luminance average, to elaborate a full-HD (1920 x 1080 pixels) image in 16.6 ms (60 frames/s) on field-programmable logic (FPL), by processing the incoming pixels in streaming order, without frame buffers. In this way, the design avoids the use of external DRAM and can be tightly coupled with acquiring devices, thus to enable the implementation of smart sensors. The processor complexity can be configured with different area/speed ratios to meet the requirements of different target platforms from FPLs to ASICs, obtaining, in both implementations, state-of-the-art performances.
暂无评论