检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

398 篇 期刊文献
160 篇 会议
11 篇 学位论文
2 篇 科技报告

馆藏范围

571 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

525 篇 工学
- 324 篇 电气工程
- 230 篇 计算机科学与技术...
- 70 篇 信息与通信工程
- 56 篇 仪器科学与技术
- 51 篇 电子科学与技术（可...
- 43 篇 软件工程
- 40 篇 控制科学与工程
- 21 篇 材料科学与工程（可...
- 18 篇 动力工程及工程热...
- 17 篇 机械工程
- 17 篇 石油与天然气工程
- 16 篇 核科学与技术
- 9 篇 生物医学工程（可授...
- 8 篇 交通运输工程
- 8 篇 环境科学与工程（可...
- 7 篇 测绘科学与技术
- 6 篇 光学工程
- 4 篇 力学（可授工学、理...
101 篇 理学
- 65 篇 物理学
- 21 篇 生物学
- 18 篇 化学
- 11 篇 数学
- 4 篇 地球物理学
- 2 篇 大气科学
32 篇 医学
- 20 篇 临床医学
- 9 篇 基础医学(可授医学...
- 4 篇 特种医学
17 篇 管理学
- 17 篇 管理科学与工程(可...
3 篇 教育学
- 2 篇 教育学
2 篇 法学
- 2 篇 法学
1 篇 艺术学

主题

571 篇 field-programmab...
78 篇 field programmab...
62 篇 fpga
25 篇 high-level synth...
16 篇 computer archite...
16 篇 digital signal p...
15 篇 hardware acceler...
13 篇 hardware
13 篇 convolutional ne...
12 篇 reconfigurable c...
11 篇 deep learning
11 篇 hardware impleme...
10 篇 embedded systems
9 篇 system-on-chip
8 篇 random access me...
8 篇 real-time system...
7 篇 internet of thin...
7 篇 graphics process...
7 篇 high-performance...
7 篇 time-to-digital ...

机构

5 篇 univ concepcion ...
4 篇 sejong univ dept...
4 篇 city univ hong k...
3 篇 birla inst techn...
3 篇 korea aerosp uni...
3 篇 univ florida dep...
3 篇 brno university ...
3 篇 korea aerosp uni...
3 篇 zhejiang univ co...
3 篇 imperial coll lo...
3 篇 univ so calif ct...
3 篇 natl cent univ d...
3 篇 univ alberta dep...
2 篇 sejong univ dept...
2 篇 karpagam coll en...
2 篇 fev europe gmbh ...
2 篇 kyushu inst tech...
2 篇 karabuk univ dep...
2 篇 natl taiwan univ...
2 篇 tokai univ toro ...

作者

8 篇 figueroa miguel
6 篇 suzuki daisuke
6 篇 hanyu takahiro
5 篇 gokdag mustafa
5 篇 torikai hiroyuki
5 篇 luk wayne
5 篇 gulbudak ozan
4 篇 andert jakob
4 篇 tamukoh hakaru
4 篇 cheung ray c. c.
4 篇 jung yunho
4 篇 lee seongjoo
4 篇 shimobaba tomoyo...
3 篇 song dong
3 篇 volkov m. v.
3 篇 singh vijay kuma...
3 篇 hung y. -c.
3 篇 ito tomoyoshi
3 篇 pinto armando n.
3 篇 amado sofia b.

语言

551 篇 英文
16 篇 其他
3 篇 中文
1 篇 俄文

检索条件"主题词=Field-programmable gate array"

共 571 条记录，以下是341-350 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Detailed software design of an ultra-parallel ultra-high speed SD-OCT for real-time 4D display at 12 volume/second

Detailed software design of an ultra-parallel ultra-high spe...

引用

Conference on Optical Coherence Tomography and Coherence Domain Optical Methods in Biomedicine XVI/SPIE Photonics West Symposia

作者： Hiro-Oka, H. Choi, D. Shimizu, K. Ohbayashi, K. Kitasato Univ Ctr Nat Sci Sagamihara Kanagawa 2520373 Japan Kitasato Univ Dept Ophthalmol Sagamihara Kanagawa 2520373 Japan Kitasato Univ Grad Sch Med Sci Sagamihara Kanagawa 2520373 Japan

ISBN: (纸本)9780819488565

We report on the software design of an ultra-parallel ultra-high speed spectral domain optical coherence tomography (SD-OCT) system. In our system, optical de-multiplexers divide an interferogram into 320 light every 18.7 GHz frequency, instead of a refractive grating for spectroscopy so far used in conventional SD-OCT. These optical elements enable to get rid of a re-sampling process and contribute to reduce the load of computing. The fast Fourier transform (FFT) is performed by field-programmable gate array (FPGA) and real-time 3D OCT images are created on graphics processing unit (GPU). Our system achieves a real-time 3D OCT image display (4D display) with an A-scan, B-scan, and volume rate of 10 MHz, 4 kHz, and 12 volumes per second, respectively.

关键词： Optical coherence tomography OCT Ultra-high speed OCT Optical biopsy Graphics processing units field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

Setting the PACE in IRSP: A reconfigurable PC-based array control electronics system for infrared scene projection

Setting the PACE in IRSP: A reconfigurable PC-based array co...

引用

Conference on Technologies for Synthetic Environments - Hardware-in-the-Loop Testing VIII

作者： Goldsmith, GC Herald, WL Erickson, RA Irvine, WS Mackin, PR Bryant, P Lindberg, B USAF Res Lab Munit Directorate Eglin AFB FL 32542 USA

ISBN: (纸本)0819449520

The development of a new generation PC-based array control electronics (PACE) system was completed during the first quarter of 2003 in the Kinetic Kill Vehicle Hardware-in-the-loop (KHILS) facility. This system replaces the bulky VME-based system that was the previous standard with more compact digital control electronics using field-programmable gate array (FPGA) technology hosted on a personal computer. The analog interface electronics (AIE) were redesigned to eliminate obsolete components and miniaturize the package for better compatibility with harsh environments. The resulting PACE system supports both Santa Barbara Infrared Inc. (SBIR) and Honeywell Technology Center's (HTC's) 512 x 512 legacy emitter array infrared projection devices as well as SBIR's upcoming 1024 x 1024 and next-generation 512 x 512 arrays. Two FPGA-based PCI boards enable this system to reconfigure the inputs, processing and outputs of the projection electronics through firmware loaded from the control PC. The increased flexibility provides potential for additional real-time functions such as distortion correction, convolution and calibration to be implemented along with nonuniformity correction (NLJC) techniques by simply reconfiguring firmware. This paper describes the capabilities of the new PACE system in terms of current and future hardware-in-the-loop (HITL) requirements.

关键词： infrared projector emitter arrays field-programmable gate array real-time processing nonuniformity correction

来源：评论

学校读者我要写书评

暂无评论

An Instrumentation System for an Embedded Linux-Based Flight Controller

An Instrumentation System for an Embedded Linux-Based Flight...

引用

65th IEEE Autotestcon Conference (IEEE AUTOTESTCON)

作者： Don, Michael Schomer, Nathan Grabner, Mitchell Miller, Cory Hallameyer, Jonathan DEVCOM Army Res Lab Weap & Mat Res Directorate Aberdeen Proving Ground MD 21005 USA SURVICE Engn Co 4695 Millennium Dr Belcamp MD USA

ISBN: (纸本)9781728154008

The DEVCOM Army Research Laboratory has redesigned its Multi-functional Instrumentation and Data Acquisition System (MIDAS) to support an embedded Linux-based flight controller for its smart munitions research. This includes field-programmable gate array development of a serial peripheral interface between the sensor board and flight controller, integration of three new digital sensors using a soft-core processor, and the design of a custom Linux software stack. This new version of MIDAS has been successfully used in several flight experiments, and will continue to support future smart munitions research and development.

关键词： instrumentation data acquisition embedded software field-programmable gate array flight control

来源：评论

学校读者我要写书评

暂无评论

Architecture Exploration for HLS-Oriented FPGA Debug Overlays 18

Architecture Exploration for HLS-Oriented FPGA Debug Overlay...

引用

ACM/SIGDA International Symposium on field-programmable gate arrays (FPGA)

作者： Jamal, Al-Shahna Goeders, Jeffrey Wilton, Steven J. E. Univ British Columbia Vancouver BC Canada Brigham Young Univ Provo UT 84602 USA

ISBN: (纸本)9781450356145

High-Level Synthesis (HLS) promises improved designer productivity, but requires a debug ecosystem that allows designers to debug in the context of the original source code. Recent work has presented in-system debug frameworks where instrumentation added to the design collects trace data as the circuit runs, and a software tool that allows the user to replay the execution using the captured data. When searching for the root cause of a bug, the designer may need to modify the instrumentation to collect data from a new part of the design, requiring a lengthy recompile. In this paper, we propose a flexible debug overlay family that provides software-like debug turn-around times for HLS generated circuits. At compile time, the overlay is added to the design and compiled. At debug time, the overlay can be configured many times to implement specific debug scenarios without a recompilation. This paper first outlines a number of "capabilities" that such an overlay should have, and then describes architectural support for each of these capabilities. The cheapest overlay variant allows selective variable tracing with only a 1.7% increase in area overhead from the baseline debug instrumentation, while the deluxe variant offers 2x-7x improvement in trace buffer memory utilization with conditional buffer freeze support.

关键词： field-programmable gate array Debugging High-Level Synthesis

来源：评论

学校读者我要写书评

暂无评论

Power Electronics Control with System-on-a-Chip-Based Platforms 20

Power Electronics Control with System-on-a-Chip-Based Platfo...

引用

IEEE 20th International Power Electronics and Motion Control Conference (PEMC)

作者： Guerreiro, Marco Kharade, Shrikant dos Santos, Pedro Liu, Steven Tech Univ Kaiserslautern Chair Control Syst Kaiserslautern Germany

ISBN: (数字)9781665496810

ISBN: (纸本)9781665496810

An emerging trend in power electronics control is the use of controllers based on a system-on-a-chip (SoC). SoCs provide a high-performance computing platform by embedding one or multiple processors and a field-programmable gate array (FPGA) on the same chip. This paper reviews SoCs for power electronics control applications, discussing aspects such as task allocations and available hardware and software tools. A design and experimental results of an SoC-based controller are discussed, and some of the SoC-based platforms built by researchers in power electronics control are reviewed.

关键词： power electronics embedded control system-on-a-chip field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

OpenCL Performance on the Intel Heterogeneous Architecture Research Platform

OpenCL Performance on the Intel Heterogeneous Architecture R...

引用

IEEE High Performance Extreme Computing Conference (HPEC)

作者： Harris, Steven Chamberlain, Roger D. Gill, Christopher Washington Univ McKelvey Sch Engn St Louis MO 63110 USA

ISBN: (纸本)9781728192192

The fundamental operation of matrix multiplication is ubiquitous across a myriad of disciplines. Yet, the identification of new optimizations for matrix multiplication remains relevant for emerging hardware architectures and heterogeneous systems. Frameworks such as OpenCL enable computation orchestration on existing systems, and its availability using the Intel High Level Synthesis compiler allows users to architect new designs for reconfigurable hardware using C/C++. Using the HARPv2 as a vehicle for exploration, we investigate the utility of several traditional matrix multiplication optimizations to better understand the performance portability of OpenCL and the implications for such optimizations on cache coherent heterogeneous architectures. Our results give targeted insights into the applicability of best practices that were designed for existing architectures when used on emerging heterogeneous systems.

关键词： Design space search HARP High-level synthesis SGEMM field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

Alternatives in FPGA-based SAD implementations 1

Alternatives in FPGA-based SAD implementations

引用

IEEE International Conference on field-programmable Technology (FPT)

作者： Wong, S Stougie, B Cotofana, S Delft Univ Technol Comp Engn Lab Delft Netherlands

ISBN: (纸本)0780375742

In multimedia processing, it is well-known that the sum-of-absolute-differences (SAD) operation is the most time-consuming operation when implemented in software running on programmable processor cores. This is mainly due to the sequential characteristic of such an implementation. In this paper, we investigate several hardware implementations of the SAD operation and map the most promising one in FPGA. Our investigation shows that an adder tree based approach yields the best results in terms of speed and area requirements and has been implemented as such by writing high-level VHDL code. The design was functionally verified by utilizing the MAX+plus II 10.1 Baseline software package from Altera Corp. and then synthesized by utilizing the LeonardoSpectrum software package from Exemplar Logic Inc. Preliminary results show that the design can be clocked at 380 Mhz. This result translates into a faster than real-time full search in motion estimation for the main profile/main level of the MPEG-2 standard.

关键词： sum of absolute difference field-programmable gate array hardware synthesis

来源：评论

学校读者我要写书评

暂无评论

Clock and carrier recovery in high-speed coherent optical communication systems 2

Clock and carrier recovery in high-speed coherent optical co...

引用

2nd International Conference on Applications of Optics and Photonics

作者： Amado, Sofia B. Ferreira, Ricardo Costa, Pedro S. Guiomar, Fernando P. Ziaie, Somayeh Teixeira, Antonio L. Muga, Nelson J. Pinto, Armando N. Univ Aveiro Dept Elect Telecommun & Informat Aveiro Portugal Inst Telecomun P-3810193 Aveiro Portugal Portugal Telecom PT Desenvolvimento Sistemas Rede Inovac Sistemas Aveiro Portugal

ISBN: (纸本)9781628413618

In this paper, the implementations of clock and carrier recovery in digital domain are analyzed. Hardware implementation details, resources estimation and real-time results are presented. Analog-to-Digital Converters (ADC), operating at 1.25Gsa/s, and a Virtex-6 field-programmable gate array (FPGA), have been used, allowing the implementation of a real-time Quadrature Phase Shift Keying (QPSK) system operating at 1.25Gb/s. The real-time mode operation is successfully demonstrated over 80 km of Standard Single Mode Fiber (SSMF).

关键词： Coherent detection digital signal processing analog-to-digital converters field-programmable gate array clock recovery carrier-recovery real-time

来源：评论

学校读者我要写书评

暂无评论

HLScope: High-Level Performance Debugging for FPGA Designs 25

HLScope: High-Level Performance Debugging for FPGA Designs

引用

25th IEEE Annual International Symposium on field-programmable Custom Computing Machines (FCCM)

作者： Choi, Young-Kyu Cong, Jason Univ Calif Los Angeles Dept Comp Sci Los Angeles CA 90024 USA

ISBN: (纸本)9781538640371

In their quest for further optimization, field-programmable gate array (FPGA) designers often spend considerable time trying to identify the performance bottleneck in a current design. But since FPGAs do not have built-in high-level probes for performance analysis, manual effort is required to insert custom hardware monitors. This, however, is a time-consuming process which calls for automation. Previous work automates the process of inserting hardware monitors into the communication channels or the finite-state machine, but the instrumentation is applied in low-level hardware description languages (HDL) which limits the comprehensibility in identifying the root cause of stalls. Instead, we propose a performance debugging methodology based on high-level synthesis (HLS). High-level analysis allows tracing the cause of stalls on a function or loop level, which provides a more intuitive feedback that can be used to pinpoint the performance bottleneck. In this paper we propose HLScope, a source-to-source transformation framework based on Vivado HLS for automated performance analysis. We present a method for analyzing the information collected from the software simulation to estimate the stall rate and its cause without the need for FPGA bitstream generation. For detailed analysis, an in-FPGA analysis method is proposed that can be natively integrated into the HLS environment. Experiments show that the parameter extraction from the simulation process is orders of magnitude faster than bitstream generation, with a 2.2% cycle difference on average. In-FPGA flow consumes only about 170 LUTs and a BRAM per monitored module and provides cycle-accurate results.

关键词： field-programmable gate array High-level synthesis Performance debugging Source-to-source transformation

来源：评论

学校读者我要写书评

暂无评论

Video Broadcast via a Lamp

Video Broadcast via a Lamp

引用

12th International Conference on Transparent Optical Networks (ICTON)

作者： Vucic, Jelena Kottke, Christoph Fernandez, Luz Nerreter, Stefan Walewski, Joachim Habel, Kai Langer, Klaus-Dieter Fraunhofer Inst Telecommun Heinrich Hertz Inst Einsteinufer 37 D-10587 Berlin Germany Siemens AG Corp Technol D-13629 Berlin Germany Siemens AG Corp Technol Commun Technol D-81739 Munich Germany

We report the implementation of a real-time visible-light link, based on discrete multitone modulation of a high-brightness LED. Parallel transmission of three high-definition video streams was also demonstrated.

ISBN: (纸本)9781424477982

关键词： Visible light communications white light-emitting diode discrete multitone field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共58页 << < 31 32 33 34 35 36 37 38 39 40 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：