检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

398 篇 期刊文献
160 篇 会议
11 篇 学位论文
2 篇 科技报告

馆藏范围

571 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

525 篇 工学
- 324 篇 电气工程
- 230 篇 计算机科学与技术...
- 70 篇 信息与通信工程
- 56 篇 仪器科学与技术
- 51 篇 电子科学与技术（可...
- 43 篇 软件工程
- 40 篇 控制科学与工程
- 21 篇 材料科学与工程（可...
- 18 篇 动力工程及工程热...
- 17 篇 机械工程
- 17 篇 石油与天然气工程
- 16 篇 核科学与技术
- 9 篇 生物医学工程（可授...
- 8 篇 交通运输工程
- 8 篇 环境科学与工程（可...
- 7 篇 测绘科学与技术
- 6 篇 光学工程
- 4 篇 力学（可授工学、理...
101 篇 理学
- 65 篇 物理学
- 21 篇 生物学
- 18 篇 化学
- 11 篇 数学
- 4 篇 地球物理学
- 2 篇 大气科学
32 篇 医学
- 20 篇 临床医学
- 9 篇 基础医学(可授医学...
- 4 篇 特种医学
17 篇 管理学
- 17 篇 管理科学与工程(可...
3 篇 教育学
- 2 篇 教育学
2 篇 法学
- 2 篇 法学
1 篇 艺术学

主题

571 篇 field-programmab...
78 篇 field programmab...
62 篇 fpga
25 篇 high-level synth...
16 篇 computer archite...
16 篇 digital signal p...
15 篇 hardware acceler...
13 篇 hardware
13 篇 convolutional ne...
12 篇 reconfigurable c...
11 篇 deep learning
11 篇 hardware impleme...
10 篇 embedded systems
9 篇 system-on-chip
8 篇 random access me...
8 篇 real-time system...
7 篇 internet of thin...
7 篇 graphics process...
7 篇 high-performance...
7 篇 time-to-digital ...

机构

5 篇 univ concepcion ...
4 篇 sejong univ dept...
4 篇 city univ hong k...
3 篇 birla inst techn...
3 篇 korea aerosp uni...
3 篇 univ florida dep...
3 篇 brno university ...
3 篇 korea aerosp uni...
3 篇 zhejiang univ co...
3 篇 imperial coll lo...
3 篇 univ so calif ct...
3 篇 natl cent univ d...
3 篇 univ alberta dep...
2 篇 sejong univ dept...
2 篇 karpagam coll en...
2 篇 fev europe gmbh ...
2 篇 kyushu inst tech...
2 篇 karabuk univ dep...
2 篇 natl taiwan univ...
2 篇 tokai univ toro ...

作者

8 篇 figueroa miguel
6 篇 suzuki daisuke
6 篇 hanyu takahiro
5 篇 gokdag mustafa
5 篇 torikai hiroyuki
5 篇 luk wayne
5 篇 gulbudak ozan
4 篇 andert jakob
4 篇 tamukoh hakaru
4 篇 cheung ray c. c.
4 篇 jung yunho
4 篇 lee seongjoo
4 篇 shimobaba tomoyo...
3 篇 song dong
3 篇 volkov m. v.
3 篇 singh vijay kuma...
3 篇 hung y. -c.
3 篇 ito tomoyoshi
3 篇 pinto armando n.
3 篇 amado sofia b.

语言

551 篇 英文
16 篇 其他
3 篇 中文
1 篇 俄文

检索条件"主题词=Field-programmable gate array"

共 571 条记录，以下是421-430 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

A Simple and Improved Digital Timing Method for Positron Emission Tomography

A Simple and Improved Digital Timing Method for Positron Emi...

引用

IEEE Nuclear Science Symposium Conference 2009

作者： Hu, W. Choi, Y. Jung, J. H. Kang, J. H. Min, B. J. Huh, Y. S. Shin, S. H. Lim, H. K. Chung, Y. H. Sungkyunkwan Univ Sch Med Samsung Med Ctr Dept Nucl Med Seoul 135710 South Korea Sungkyunkwan Univ Dept Nucl Med Samsung Med Ctr Sch Med Seoul 135710 South Korea

ISBN: (纸本)9781424439614

A simple and improved digital timing method has been developed for positron emission tomography (PET). The so-called initial rise interpolation method is based on an important characteristic of gamma signal: a properly pre-amplified and sampled gamma signal pulse can be characterized to arrive with an initial rise from baseline and then to go up with a maximum rise. Pulse arrival time is obtained by calculating the intersection of the initial rise line with the baseline for each gamma signal pulse. In this study, a FPGA-based data acquisition (DAQ) card was used for data acquisition and processing. We measured coincidence timing resolution of two types (fast and slow) of recently developed 3 mm x 3 mm Geiger mode avalanche photodiodes (GAPDs) using 3 different digital timing methods: initial rise interpolation (IRO, digital CFD and maximum rise interpolation (MRI). Furthermore, simulation has been performed to evaluate effects of pulse rise time, pulse amplitude and front-end noise level on timing resolution estimated by the three digital timing methods. Measured results show that, IRI method provided the best timing resolution for both types of GAPDs: 0.7 ns FWHM for fast GAPD and 1.5 ns for slow GAPD (digital CFD: 1.5 ns and 2.2 ns;MRI: 1.8 ns and 2.7 ns). In accordance with measured results, simulation results also show that IRI method provided the best timing resolution. Based on these experimental results, we concluded that the developed simple and improved digital timing method is reliable and useful for the development of high performance PET.

关键词： Positron emission tomography Digital timing method field-programmable gate array Geiger mode avalanche photodiode (GAPD)

来源：评论

学校读者我要写书评

暂无评论

LDPC Codes Derived from Quasi-cyclic Code Design Suitable for Optical Communications 20

LDPC Codes Derived from Quasi-cyclic Code Design Suitable fo...

引用

20th International Conference on Transparent Optical Networks (ICTON)

作者： Sun, Xiaole Djordjevic, Ivan B. Univ Arizona Dept Elect & Comp Engn 1230 E Speedway Blvd Tucson AZ 85721 USA

ISBN: (纸本)9781538666050

We propose a rate-adaptive forward error correction (FEC) scheme based on spatially-coupled (SC) LDPC codes derived from quasi-cyclic (QC) LDPC codes with its field-programmable gate array (FPGA) architecture. By FPGA emulation, we show that, with comparable computational complexity, the proposed LDPC codes provide larger coding gain and smaller error floor compare to the QC-LDPC base code. As a result, due to its hardware friendly structure, they are presented to be a promising candidate for the next-generation intelligent optical communication systems such as long-haul optical transmission system.

关键词： forward error correction LDPC field-programmable gate array spatially coupling LDPC

来源：评论

学校读者我要写书评

暂无评论

FPGA Implementation Scheme of Mixed Logarithmic domain FFT-BP Decoding Algorithm Based on Non-binary LDPC codes 37

FPGA Implementation Scheme of Mixed Logarithmic domain FFT-B...

引用

37th Chinese Control Conference (CCC)

作者： Wang, Ziyong Meng, Jiahui Deng, Zhibin Zhang, Liang Gao, Jingpeng Wuhan Maritime Commun Res Inst Wuhan 430000 Hubei Peoples R China Harbin Engn Univ Coll Informat & Commun Engn Harbin 150001 Heilongjiang Peoples R China

ISBN: (纸本)9789881563958

In this paper, an improved decoding algorithm for Non-binary low density parity check (NB-LDPC) codes with low decoding complexity and suitable for field-programmable gate array (FPGA) implementation is proposed, which is a mixed logarithmic domain FFT-BP decoding algorithm (Mixed Log-FFT-BP) for the problem of high complexity of the existing decoding algorithms for Non-binary LDPC codes. The algorithm combines the traditional Log-BP algorithm with the FFT-BP algorithm, and simplifies the update of the check nodes in the iterative decoding process. A large number of convolution operations are converted into multiplication operations in frequency domain by using FFT transform and IFFT transform. The multiplication of the original FFT-BP algorithm is converted into the addition and look-up table operations in the logarithmic domain. Then, the logarithm of the probability information is directly solved, so that it can be decoded in the logarithmic domain, which saves the computation of the log likelihood ratio, and then reduces the complexity. Simulation results show that under the additive Gauss white noise channel, when the bit error rate is 10(-5), compared with BP algorithm, Log-BP algorithm and FFT-BP algorithm, the performance of Mixed Log-FFT-BP algorithm is not decreased, and all of them remain within the range of 0.1-0.2dB.

关键词： Non-binary low density parity check codes Mixed Log-FFT-BP decoding field-programmable gate array Complexity

来源：评论

学校读者我要写书评

暂无评论

A computational approach to real-time image processing for serial time-encoded amplified microscopy

A computational approach to real-time image processing for s...

引用

Conference on High-Speed Biomedical Imaging and Spectroscopy - Toward Big Data Instrumentation and Management

作者： Oikawa, Minoru Hiyama, Daisuke Hirayama, Ryuji Hasegawa, Satoki Endo, Yutaka Sugie, Takahisa Tsumura, Norimichi Kuroshima, Mai Maki, Masanori Okada, Genki Lei, Cheng Ozeki, Yasuyuki Goda, Keisuke Shimobaba, Tomoyoshi Chiba Univ Inage Ku Yayoi Cho Chiba 2638522 Japan Univ Tokyo Bunkyo Ku Tokyo 1130033 Japan

ISBN: (纸本)9781628419542

High-speed imaging is an indispensable technique, particularly for identifying or analyzing fast-moving objects. The serial time-encoded amplified microscopy (STEAM) technique was proposed to enable us to capture images with a frame rate 1,000 times faster than using conventional methods such as CCD (charge -coupled device) cameras. The application of this high-speed STEAM imaging technique to a real-time system, such as flow cytometry for a cell-sorting system, requires successively processing a large number of captured images with high throughput in real time. We are now developing a high-speed flow cytometer system including a STEAM camera. In this paper, we describe our approach to processing these large amounts of image data in real time. We use an analog-to-digital converter that has up to 7.0G samples/s and 8 -bit resolution for capturing the output voltage signal that involves grayscale images from the STEAM camera. Therefore the direct data output from the STEAM camera generates 7.0G byte/s continuously. We provided a field -programmable gate array (FPGA) device as a digital signal pre-processor for image reconstruction and finding objects in a microfluidic channel with high data rates in real time. We also utilized graphics processing unit (GPU) devices for accelerating the calculation speed of identification of the reconstructed images. We built our prototype system, which including a STEAM camera, a FPGA device and a GPU device, and evaluated its performance in real-time identification of small particles (beads), as virtual biological cells, flowing through a microfluidic channel.

关键词： imaging real time STEAM field-programmable gate array graphics processing unit CUDA

来源：评论

学校读者我要写书评

暂无评论

FPGA-oriented Two-phase Bundled-data Circular Self-timed Pipeline 12

FPGA-oriented Two-phase Bundled-data Circular Self-timed Pip...

引用

12th International Symposium on Computing and Networking

作者： Yoshikawa, Senri Sannomiya, Shuji Iwata, Makoto Nishikawa, Hiroaki Univ Tsukuba Grad Sch Sci & Technol Tsukuba Ibaraki Japan Univ Tsukuba Inst Syst & Informat Engn Tsukuba Ibaraki Japan Kochi Univ Technol Sch Informat Kami Kochi Japan Univ Tsukuba Tsukuba Ibaraki Japan

ISBN: (纸本)9798331528379;9798331528362

Self-timed pipeline (STP) is an attractive circuit architecture because its local data transfer naturally realizes pipeline-stage-level signal gating and thus leads to high power-performance efficiency. A circular STP can realize not only iterative or recursive operations but also program execution. There exists a circuit configuration and its design procedure that make it possible to implement the circular STP on highly available commercial FPGAs, which provide flexibility at circuit level, by utilizing the standard EDA tool provided by the FPGAs' vendors;however, the existing configuration is premised on a data transfer manner called four-phase bundled-data, in which main transfer control signals transition four times when a set of data is transferred between adjacent pipeline stages. In this paper, we propose a circuit configuration for two-phase bundled-data manner that makes main transfer control signals transition only twice for transferring a data set and thus potentially leads to a higher throughput. The proposed configuration realizes the circular STP's basic functions: the merge of two pipelines into one, the branch of one pipeline to two, and the copy and/or erasure of a data set. To make it possible to apply the existing design procedure to the proposed configuration, we reveal intrinsic timing constraints exhaustively and present a timing information acquisition technique for static timing analysis. According to the proposed configuration, we implemented a circular STP on AMD Zynq-7000 FPGA. Based on the implementation, we demonstrate that the proposed configuration requires an approximately 15% larger circuit area and it can achieve the approximately 1.6 times higher maximum pipeline throughput in comparison with the existing four-phase bundled-data version.

关键词： two-phase bundled-data self-timed pipeline field-programmable gate array circular pipeline

来源：评论

学校读者我要写书评

暂无评论

Hardware Redaction via Designer-Directed Fine-Grained eFPGA Insertion

Hardware Redaction via Designer-Directed Fine-Grained eFPGA ...

引用

Design, Automation and Test in Europe Conference and Exhibition (DATE)

作者： Mohan, Prashanth Atli, Oguz Sweeney, Joseph Kibar, Onur Pileggi, Larry Mai, Ken Carnegie Mellon Univ Dept Elect & Comp Engn Pittsburgh PA 15213 USA

ISBN: (纸本)9783981926354

In recent years, IC reverse engineering and IC fabrication supply chain security have grown to become significant economic and security threats for designers, system integrators, and end customers. Many of the existing logic locking and obfuscation techniques have shown to be vulnerable to attack once the attacker has access to the design netlist either through reverse engineering or through an untrusted fabrication facility. We introduce soft embedded FPGA redaction, a hardware obfuscation approach that allows the designer substitute security-critical IP blocks within a design with a synthesizable eFPGA fabric. This method fully conceals the logic and the routing of the critical IP and is compatible with standard ASIC flows for easy integration and process portability. To demonstrate eFPGA redaction, we obfuscate a RISC-V control path and a GPS P-code generator. We also show that the modified netlists are resilient to SAT attacks with moderate VLSI overheads. The secure RISC-V design has 1.89x area and 2.36x delay overhead while the GPS design has 1.39x area and negligible delay overhead when implemented on an industrial 22nm FinFET CMOS process.

关键词： hardware security design obfuscation field-programmable gate array FPGA

来源：评论

学校读者我要写书评

暂无评论

High-Speed FPGA-GPU Processing for 3D-OCT Imaging 3

High-Speed FPGA-GPU Processing for 3D-OCT Imaging

引用

3rd IEEE International Conference on Computer and Communications (ICCC)

作者： Jin, Kyung-Chan Lee, Kye-Sung Kim, Geun-Hee Korea Inst Ind Tech Smart Mfg Tech Grp Cheonan Si South Korea Korea Basic Sci Inst Ctr Anal Inst Dev Daegeon Si South Korea

ISBN: (纸本)9781509063529

Three dimensional (3D) imaging using optical coherence tomography (OCT) is equipped with a field-programmable gate array and graphics processing unit (FPGA-GPU) acquisition and processing architecture, thereby making it highly advantageous in the domain of parallel computing. To realize the full benefit of the data acquisition and processing capabilities, it is preferable to increase the number of high-speed processing modules capable of running the complicated image processing algorithms at comparable speeds. In this paper, we propose the design of a real-time image acquisition and pre-processing FPGA via LabVIEW (National Instruments (NI)) with GPU-based acceleration that is capable of sustaining the rate of data acquisition. When using the NI LabVIEW FPGA to develop high-speed processing, FPGA cores are modeled as reusable code modules and comprise subVls, which are commonly implemented in the LabVIEW environment. The OCT pre-processing was implemented and performed via subVls in LabVIEW FPGA. Additionally, we utilized GPU-based acceleration, which employs the use of a general purpose GPU (GP-GPU) together with a CPU, to accelerate the operation at hand. Finally, we implemented the LabVIEW FPGA core to perform data acquisition and image pre-processing in the frame grabber. Results showed that, by applying GPU acceleration to the tomographic inspection of biological samples, SD-OCT imaging in excess of 40 frames/s (FPS) for the NVIDIA M6000 GPU-accelerated SD-OCT with frame size 4096 (axial) x 512 (lateral) becomes feasible, and more than 512 x 512 x 500 volumes can be reconstructed with a speed increase of at least 7x that of a non-GPU.

关键词： optical coherence tomography field-programmable gate array graphic processing unit tomographic inspection

来源：评论

学校读者我要写书评

暂无评论

Enhancing Memory Capacity of Reservoir Computing with Delayed Input and Efficient Hardware Implementation with Shift Registers

Enhancing Memory Capacity of Reservoir Computing with Delaye...

引用

IEEE International Symposium on Circuits and Systems (ISCAS)

作者： Hirayae, Soshi Yoshioka, Kanta Yokota, Atsuki Kawashima, Ichiro Tanaka, Yuichiro Katori, Yuichi Nomura, Osamu Morie, Takashi Tamukoh, Hakaru Kyushu Inst Technol Sch Engn Kitakyushu Fukuoka Japan Kyushu Inst Technol Grad Sch Life Sci & Syst Engn Kitakyushu Fukuoka Japan Kyushu Inst Technol Res Ctr Neuromorph AI Hardware Kitakyushu Japan Future Univ Hakodate Sch Syst Informat Sci Hakodate Hokkaido Japan

ISBN: (纸本)9798350330991;9798350331004

To use reservoir computing (RC) for practical tasks, both a high memory capacity and nonlinearity are required;however, some RC models have the problem of a low memory capacity. We propose a delay mechanism for increasing the memory capacity in RC as well as a simple and small-scale digital circuit for implementing the delay mechanism. The proposed delay mechanism is integrated into the input layer of the RC model and is expected to be implemented in several RC models, such as material reservoirs and chaotic Boltzmann machine (CBM)-RC. We conducted experiments using a CBM-RC with a delay mechanism (CBM-RC-DL) and evaluated the performance improvement achieved by introducing a delay mechanism. We used CBM-RC as the base model because it is an appropriate model for the hardware implementation of large networks but has a low memory capacity. The experimental results for CBM-RC-DL indicated that the delay mechanism significantly increased the memory capacity of CBM-RC with the addition of a small-scale circuit. Furthermore, the entire synthesized CBM-RCDL was sufficiently small-scale to be implemented in a field-programmable gate array for edge computing, and it outperformed conventional methods in nonlinear autoregressive moving average 10 (NARMA10)-a benchmark task for time-series data processing. The proposed delay mechanism can facilitate the use of many RC models because of its simple structure.

关键词： neural networks reservoir computing field-programmable gate array memory capacity

来源：评论

学校读者我要写书评

暂无评论

Reactive and Harmonic Compensation Using the Conservative Power Theory 10

Reactive and Harmonic Compensation Using the Conservative Po...

引用

10th International Conference on Ecological Vehicles and Renewable Energies (EVER)

作者： Haugan, Thomas S. Tedeschi, Elisabetta Norwegian Univ Sci & Technol NTNU Dept Elect Power Engn OS Bragstads Plass 2E N-7491 Trondheim Norway

ISBN: (纸本)9781467367851

This paper explores the use of the conservative power theory for active shunt compensation, and provides experimental validation of reactive compensation and harmonic filtering. It is aimed to provide a more in-depth review of how the conservative power theory operates as a control algorithm for a shunt compensator. Also there is discussion on some of the challenges associated to practical implementation of active filters.

关键词： Active power filtering conservative power theory field-programmable gate array non-linear loads rapid-control prototyping reactive compensation harmonic filtering

来源：评论

学校读者我要写书评

暂无评论

Design and Implementation of High Speed QSPI Memory Controller

Design and Implementation of High Speed QSPI Memory Controll...

引用

4th IEEE International Conference on Electronics Information and Emergency Communication (ICEIEC)

作者： Wang, Xiaohu Huang, Zhaoming Spansion Inc Syst & Software Engn Beijing Peoples R China

ISBN: (纸本)9781467349338

This paper describes a new high speed Quad Serial Peripheral Interface (QSPI) NOR flash memory controller, which can work in a mixed single-data-rate/double-data-rate (SDRIDDR) mode. The proposed controller can support code eXecute In Place (XIP) operation as well as classic demand paging. The operation frequency ranges from larger than 0 up to 133MHz for SDR write and read operations, or from larger than 0 up to 80MHz for DDR read operation. The controller features an efficient calibration method for maximizing margin for receiving data. This QSPI memory controller prototype is designed and implemented on Xilinx Zynq-7020 field-programmable gate array (FPGA).

关键词： Quad Serial Peripheral Interface memory controller receiving data calibration eXecute In Place field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共58页 << < 39 40 41 42 43 44 45 46 47 48 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：