检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

398 篇 期刊文献
160 篇 会议
11 篇 学位论文
2 篇 科技报告

馆藏范围

571 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

525 篇 工学
- 324 篇 电气工程
- 230 篇 计算机科学与技术...
- 70 篇 信息与通信工程
- 56 篇 仪器科学与技术
- 51 篇 电子科学与技术（可...
- 43 篇 软件工程
- 40 篇 控制科学与工程
- 21 篇 材料科学与工程（可...
- 18 篇 动力工程及工程热...
- 17 篇 机械工程
- 17 篇 石油与天然气工程
- 16 篇 核科学与技术
- 9 篇 生物医学工程（可授...
- 8 篇 交通运输工程
- 8 篇 环境科学与工程（可...
- 7 篇 测绘科学与技术
- 6 篇 光学工程
- 4 篇 力学（可授工学、理...
101 篇 理学
- 65 篇 物理学
- 21 篇 生物学
- 18 篇 化学
- 11 篇 数学
- 4 篇 地球物理学
- 2 篇 大气科学
32 篇 医学
- 20 篇 临床医学
- 9 篇 基础医学(可授医学...
- 4 篇 特种医学
17 篇 管理学
- 17 篇 管理科学与工程(可...
3 篇 教育学
- 2 篇 教育学
2 篇 法学
- 2 篇 法学
1 篇 艺术学

主题

571 篇 field-programmab...
78 篇 field programmab...
62 篇 fpga
25 篇 high-level synth...
16 篇 computer archite...
16 篇 digital signal p...
15 篇 hardware acceler...
13 篇 hardware
13 篇 convolutional ne...
12 篇 reconfigurable c...
11 篇 deep learning
11 篇 hardware impleme...
10 篇 embedded systems
9 篇 system-on-chip
8 篇 random access me...
8 篇 real-time system...
7 篇 internet of thin...
7 篇 graphics process...
7 篇 high-performance...
7 篇 time-to-digital ...

机构

5 篇 univ concepcion ...
4 篇 sejong univ dept...
4 篇 city univ hong k...
3 篇 birla inst techn...
3 篇 korea aerosp uni...
3 篇 univ florida dep...
3 篇 brno university ...
3 篇 korea aerosp uni...
3 篇 zhejiang univ co...
3 篇 imperial coll lo...
3 篇 univ so calif ct...
3 篇 natl cent univ d...
3 篇 univ alberta dep...
2 篇 sejong univ dept...
2 篇 karpagam coll en...
2 篇 fev europe gmbh ...
2 篇 kyushu inst tech...
2 篇 karabuk univ dep...
2 篇 natl taiwan univ...
2 篇 tokai univ toro ...

作者

8 篇 figueroa miguel
6 篇 suzuki daisuke
6 篇 hanyu takahiro
5 篇 gokdag mustafa
5 篇 torikai hiroyuki
5 篇 luk wayne
5 篇 gulbudak ozan
4 篇 andert jakob
4 篇 tamukoh hakaru
4 篇 cheung ray c. c.
4 篇 jung yunho
4 篇 lee seongjoo
4 篇 shimobaba tomoyo...
3 篇 song dong
3 篇 volkov m. v.
3 篇 singh vijay kuma...
3 篇 hung y. -c.
3 篇 ito tomoyoshi
3 篇 pinto armando n.
3 篇 amado sofia b.

语言

551 篇 英文
16 篇 其他
3 篇 中文
1 篇 俄文

检索条件"主题词=Field-programmable gate array"

共 571 条记录，以下是551-560 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

On-line Estimation of Power Battery SOC Based on FPGA

On-line Estimation of Power Battery SOC Based on FPGA

引用

2018 2nd International Conference on Modeling, Simulation and Optimization Technologies and Applications(MSOTA 2018)

作者： Xiao MA Qing TAO Wen-bing YIN Dan-feng QIU Jing-dong ZHANG Bin ZHAO Key Laboratory of Radar Imaging and Microwave Photonics (Nanjing Univ. Aeronaut. Astronaut.) Ministry of Education College of Electronic and Information Engineering Nanjing University of Aeronautics and Astronautics National Laboratory of Microstructures and School of Electronic Science and Engineering Nanjing University

Battery technology has been the bottleneck of the development of electric vehicle technology. In order to grasp the battery state in real time, it is becoming more and more important to design a battery management technology(BMS) that can monitor and adjust battery state in real time. SOC(State of charge) is an important parameter to describe the charge and discharge capacity of the battery. It is of great significance to give full play to the performance of the battery system, improve the safety of the battery, prevent the overcharge and discharge of the battery, and prolong the life of the battery. Therefore, BMS should be able to accurately estimate the SOC of battery in real time. This paper uses the method of OCV-AH to estimate the SOC of battery, and uses field-programmable gate array(FPGA) to realize this method from two aspects of hardware and software.

关键词： Battery management system State of charge field-programmable gate array

来源：评论

学校读者我要写书评

暂无评论

Design and Realization of IF Digital Receiver

Design and Realization of IF Digital Receiver

引用

2012 International Conference on Environmental Engineering and Technology(ICEET2012)

作者： Wang Run-qi,Li Yi-hua College of Logistics,Central South University of Forestry and Technology Changsha,China

An intermediate frequency digital receiver based on FPGA is introduced in the *** scheme of system realization is proposed and the design of every hardware circuit is described in *** main function module in FPGA of the system is described with carefully and implementation result of every module is *** correctness of every main function module is verified by *** condition of no varying hardware platform,the system can realize different function and technical index by changing software program and have higher universality and practical value.

关键词： Digital receiver field-programmable gate array Low pass filter Digital quadrature mixing

来源：评论

学校读者我要写书评

暂无评论

Embracing Systolic: Super Systolization of Large-Scale Circulant Matrix-vector Multiplication on FPGA with Subquadratic Space Complexity 19

Embracing Systolic: Super Systolization of Large-Scale Circu...

引用

Proceedings of the 2019 ACM/SIGDA International Symposium on field-programmable gate arrays

作者： Jiafeng Xie Chiou-Yng Lee Villanova University Villanova PA USA Lunghwa University of Science and Technology Taoyuan Taiwan Roc

ISBN: (纸本)9781450361378

The recent advance in artificial intelligence (AI) technology has led to a new round of systolic structure innovation. Many AI accelerators have employed systolic structure to realize the core large-scale matrix-vector multiplication for high-performance processing, which has a complexity of $o(n^2)$ for matrix size of $n\times n$ (difficult to be implemented on the field-programmable gate array (FPGA) platform). To overcome this drawback, in this paper, we propose a super systolization strategy to implement the core circulant matrix-vector multiplication into a systolic structure with subquadratic space complexity. The proposed effort is carried out through two stages of coherent interdependent efforts: (i) a novel matrix-vector multiplication algorithm based on Toeplitz matrix-vector product (TMVP) approach is proposed to obtain subquadratic space complexity; (ii) a series of optimization techniques are introduced to map the proposed algorithm into desired systolic structure. Finally, detailed complexity analysis and comparison have been conducted to prove the efficiency of the proposed strategy. The proposed strategy is highly efficient and can be extended in many neural network based hardware implementation platforms.

关键词： field-programmable gate array systolic structure large-scale toeplitz matrix vector product circulant matrix-vector multiplication subquadratic space complexity

来源：评论

学校读者我要写书评

暂无评论

HMLib: Efficient Data Transfer for HLS Using Host Memory 23

HMLib: Efficient Data Transfer for HLS Using Host Memory

引用

Proceedings of the 2023 ACM/SIGDA International Symposium on field programmable gate arrays

作者： Michael Lo Young-kyu Choi Weikang Qiao Mau-Chung Frank Chang Jason Cong University of California Los Angeles Los Angeles CA USA Inha University Incheon Republic of Korea

ISBN: (纸本)9781450394178

Streaming applications compose an important portion of the workloads that FPGAs may accelerate but suffer from inefficient data movement. The inefficiency stems from copying data indirectly into the FPGA DRAM rather than directly into its on-chip memory, substantially diminishing the end-to-end speedup, especially for small workloads (hundreds of kilobytes). AMD Xilinx's Host Memory IP (HMI) aims to address the data movement problem by exposing to the developer an High-Level Synthesis (HLS) interface that moves the data from the host directly to the FPGA's on-chip memory. However, using HMI purely for its interface without additional code changes incurred a 3.3x slowdown in comparison with the current programming model. The slowdown mainly originates from OpenCL call overhead and the kernel control logic unnecessarily switching states. To overcome these issues, we propose Host Memory Library (HMLib), an efficient HLS-based library that facilitates data transfer on behalf of the user. HMLib not only optimizes the runtime stack for efficient data transfer, but also provides HLS compatible and user-friendly interfaces. We demonstrate HMLib's effectiveness for streaming applications (Deflate compression and CRC32) with improvements of up to up to 36.2X over OpenCL-DDR and up to 79.5X over raw HMI for small-scale data while maintaining little-to-no performance loss for large scale inputs. We plan to open source our work in the future.

关键词： high-level synthesis field-programmable gate array on-chip memory host memory opencl streaming workload

来源：评论

学校读者我要写书评

暂无评论

A Mixed-Grained Reconfigurable Computing Platform for Multiple-Standard Video Decoding (Abstract Only) 15

A Mixed-Grained Reconfigurable Computing Platform for Multip...

引用

Proceedings of the 2015 ACM/SIGDA International Symposium on field-programmable gate arrays

作者： Leibo Liu Yingjie Chen Dong Wang Min Zhu Shouyi Yin Shaojun Wei Tsinghua University Beijing China Beijing Jiaotong University Beijing China

ISBN: (纸本)9781450333153

A mixed-grained reconfigurable computing platform targeting multiple-standard video decoding is proposed in this paper. The platform integrates eight coarse-grained Reconfigurable Processing Units (RPUs), each of which consists of 16×16 multi-functional Processing Elements (PEs) and are implemented in TSMC 65 nm technology and two Altera Stratix IV EP4SE820 FPGAs. By exploiting dynamic reconfiguration of the RPUs and static reconfiguration of the FPGAs, the proposed platform achieves scalable performances and cost trade-offs to support a variety of video coding standards, including H.264, MPEG-2, AVS and HEVC. Two types of platform configuration are tested in this work. One configuration utilizes two RPUs and targets multiple-standard high-definition (HD) video decoding, while the other utilizes only one RPU, which works under a lower frequency and targets at standard resolution (SD) decoding. The HD configuration can decode 1920×1080 H.264 video streams at 30 frames per second (fps) under 200 MHz and 1920×1080 HEVC video streams at 30 fps under 236 MHz. It achieves a 25% performance gain over an industrial coarse-grained reconfigurable processor for H.264 decoding, and a 3.85× performance boosts over the Intel i5 general-purpose CPU for HEVC decoding.

关键词： field-programmable gate array coarse-grained reconfigurable array video decoding reconfigurable computing

来源：评论

学校读者我要写书评

暂无评论

FPGA Implementation Scheme of Mixed Logarithmic domain FFT-BP Decoding Algorithm Based on Non-binary LDPC codes

FPGA Implementation Scheme of Mixed Logarithmic domain FFT-B...

引用

第37届中国控制会议

作者： Ziyong Wang Jiahui Meng Zhibin Deng Liang Zhang Jingpeng Gao Wuhan Maritime Communications Research Institute College of Information and Communication Engineering Harbin Engineering University

In this paper,an improved decoding algorithm for Non-binary low density parity check（NB-LDPC） codes with low decoding complexity and suitable for field-programmable gate array（FPGA） implementation is proposed,which is a mixed logarithmic domain FFT-BP decoding algorithm（Mixed Log-FFT-BP） for the problem of high complexity of the existing decoding algorithms for Non-binary LDPC *** algorithm combines the traditional Log-BP algorithm with the FFT-BP algorithm,and simplifies the update of the check nodes in the iterative decoding process.A large number of convolution operations are converted into multiplication operations in frequency domain by using FFT transform and IFFT *** multiplication of the original FFT-BP algorithm is converted into the addition and look-up table operations in the logarithmic ***,the logarithm of the probability information is directly solved,so that it can be decoded in the logarithmic domain,which saves the computation of the log likelihood ratio,and then reduces the *** results show that under the additive Gauss white noise channel,when the bit error rate is 10,compared with BP algorithm,Log-BP algorithm and FFT-BP algorithm,the performance of Mixed Log-FFT-BP algorithm is not decreased,and all of them remain within the range of 0.1-0.2 dB.

关键词： Non-binary low density parity check codes Mixed Log-FFT-BP decoding field-programmable gate array Complexity

来源：评论

学校读者我要写书评

暂无评论

HARDWARE IMPLEMENTATION OF THE DISCRETE FOURIER TRANSFORM WITH NON-POWER-OF-TWO PROBLEM SIZE

HARDWARE IMPLEMENTATION OF THE DISCRETE FOURIER TRANSFORM WI...

引用

IEEE International Conference on Acoustics, Speech, and Signal Processing

作者： Peter A. Milder Franz Franchetti James C. Hoe Markus Puschel Carnegie Mellon University Department of Electrical and Computer Engineering Pittsburgh PA United States

ISBN: (纸本)9781424442959

In this paper, we examine several algorithms suitable for the hardware implementation of the discrete Fourier transform (DFT) with non-power-of two problem size. We incorporate these algorithms into Spiral, a tool capable of automatically generating corresponding hardware implementations. We discuss how each algorithm can be used to generate different types of hardware structures, and we demonstrate that our tool is able to produce hardware implementations of non-power-of-two sized DFTs over a wide range of cost/performance tradeoff points.

关键词： Discrete Fourier transform high-level synthesis field-programmable gate array FPGA algorithms

来源：评论

学校读者我要写书评

暂无评论

Design of a Multichannel Time Interval Measurement Interface Box

Design of a Multichannel Time Interval Measurement Interface...

引用

作者： Don, M. L Pugh, K. E Kline, B. J Hallameyer, J. M CCDC Army Research Laboratory Aberdeen Proving Ground United States

Precise time interval measurement is required for a number of applications including clock stability analysis, time-of-flight measurements, and particle physics. Commercial time interval measurement devices can achieve picosecond resolution but are expensive, especially for multichannel applications. In previous research, the US Army Combat Capabilities Development Command Army Research Laboratory demonstrated 10-ns resolution on 10 channels using a low-cost field-programmable gate array (FPGA) suitable for pulse-per-second monitoring. This technical note details the design of an interface box for this FPGA device, enabling practical time interval measurement with a variety of input signals. The purpose of this note is twofold: 1) to document the interface box to allow for easy use and future modifications and 2) to provide a reference to facilitate the construction of other interface units, including design advice and lessons learned.

关键词： field programmable gate array Time intervals Measurement Monitoring Time interval measurement field-programmable gate array Pulse per second Test and measurement Electronic interface

来源：评论

学校读者我要写书评

暂无评论

Optical Transceiver with Deficit Round Robin and RS232 Interface for Synchronous Optical Networking

Optical Transceiver with Deficit Round Robin and RS232 Inter...

引用

IEEE International Conference on Systems, Man, and Cybernetics

作者： Guo-Ming Sung Wen-Duen Chou Tzu-Hsuan Chiu Department of Electrical Engineering National Taipei University of Technology Taiwan

ISBN: (纸本)9781509018987

This paper presents an optical transceiver, whose packet process is completed with deficit round robin (DRR) and RS232 interface, for optical synchronous optical networking (SONET) which can service on both asymmetric digital subscriber line (ADSL) and optical packet switching (OPS). To resolve the clock jitter, not only the cycle decision but also the reset function are used to synchronize the clock waveform. In the proposed DRR, it performs the packet process with low delay and low loss. Moreover, the RS232 interface, which is integrated with the field-programmable gate array (FPGA) board, is adopted due to its easy implementation. The processing data will be queued with DRR and be sent to electrical/optical (E/O) converter from the RS232 port on FPGA board (Transmitter). Passing through the optical fiber, the packet from transmitter is sent to the O/E converter and then received at the RS232 port on another FPGA board. The received electrical packet will be displayed on the seven-segment display of FPGA board to verify the transceiver function for SONET. Note that the proposed architecture is designed with Verilog hardware describe language (Verilog HDL). According to the measured results, the data transfer rate is 115, 200 bps with the FPGA operating frequency of 50 MHz and the fiber distance of 5 km.

关键词： field-programmable gate array defict round robin RS232 interface transceiver synchronous optical netwoking asymmetric digital subscriber line hardware describe language

来源：评论

学校读者我要写书评

暂无评论

FPGA-based UART Transmission for VGA Image Display 23

FPGA-based UART Transmission for VGA Image Display

引用

Proceedings of the 2023 International Conference on Advances in Artificial Intelligence and Applications

作者： Rongbiao Xiang Jianmin Wang Boxin Chen Pin Lyu School of Electronic and Information Engineering Ningbo University of Technology China

ISBN: (纸本)9798400708268

In the increased demand for video display of embedded small and medium-sized devices, the design uses a universal asynchronous receiver/transceiver UART for data transmission and VGA for image display through a standard video interface. The serial communication based on field programmable gate array FPGA is implemented to control the image display of video graphics array VGA, and the top-level module of VGA display is divided downward based on the modularity idea, and the hardware description language is used to realize the establishment of each functional module circuit. The logic function simulation is carried out by ModelSim simulation software, and the final board-level verification is realized by DE2-115.

关键词： field-programmable gate array Universal Asynchronous Receiver/Transceiver VGA Image Display

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共58页 << < 49 50 51 52 53 54 55 56 57 58 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：