This paper is based on cyclic redundancy check based encoding scheme. High throughput and high speed hardware for golay code encoder and decoder could be useful in digital communication system. In this paper, a new al...
详细信息
ISBN:
(纸本)9781467385497
This paper is based on cyclic redundancy check based encoding scheme. High throughput and high speed hardware for golay code encoder and decoder could be useful in digital communication system. In this paper, a new algorithm has been proposed for CRC based encoding scheme, which devoid of any linear feedback shift registers (LFSR). In addition, efficient architectures have been proposed for both golayencoder and decoder, which outperform the existing architectures in terms of speed and throughput. The proposed architecture implemented in virtex-4 Xilinx power estimator. Although the CRC encoder and decoder is intuitive and easy to implement, and to reduce the huge hardware complexity required. The proposed method it improve the transmission system performance level. In this architecture our work is to design a golaycode based on encoder and decoder architecture using CRC generation technique. This technique is used to reduce the circuit complexity for data transmission and reception process.
暂无评论