咨询与建议

限定检索结果

文献类型

  • 3 篇 期刊文献
  • 1 篇 会议

馆藏范围

  • 4 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 4 篇 工学
    • 4 篇 计算机科学与技术...
    • 3 篇 电气工程
    • 1 篇 软件工程

主题

  • 4 篇 micro-architectu...
  • 2 篇 processor archit...
  • 1 篇 compilers
  • 1 篇 parallel archite...
  • 1 篇 antenna arrays
  • 1 篇 integration and ...
  • 1 篇 real time system...
  • 1 篇 wireless communi...
  • 1 篇 general computer...
  • 1 篇 resource managem...
  • 1 篇 energy-aware sys...
  • 1 篇 approximation
  • 1 篇 distributed syst...
  • 1 篇 memory hierarchy
  • 1 篇 computer systems...
  • 1 篇 signal processin...
  • 1 篇 real-time distri...
  • 1 篇 data compaction ...
  • 1 篇 cloud computing
  • 1 篇 scheduling

机构

  • 1 篇 univ pittsburgh ...
  • 1 篇 swiss fed inst t...
  • 1 篇 chalmers univ te...
  • 1 篇 swiss fed inst t...
  • 1 篇 univ pittsburgh ...
  • 1 篇 univ politecn ca...
  • 1 篇 amer univ cairo ...
  • 1 篇 univ bologna dep...

作者

  • 1 篇 marojevic vuk
  • 1 篇 gomez miguelez i...
  • 1 篇 xu haifeng
  • 1 篇 stenstrom per
  • 1 篇 hoefler torsten
  • 1 篇 melhem rami
  • 1 篇 schuiki fabian
  • 1 篇 zaruba florian
  • 1 篇 angerd alexandra
  • 1 篇 benini luca
  • 1 篇 sintorn erik
  • 1 篇 alkabani yousra
  • 1 篇 jones alex k.
  • 1 篇 gelonch bosch an...

语言

  • 3 篇 英文
  • 1 篇 其他
检索条件"主题词=Micro-architecture implementation considerations"
4 条 记 录,以下是1-10 订阅
排序:
Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores
收藏 引用
IEEE TRANSACTIONS ON COMPUTERS 2021年 第2期70卷 212-227页
作者: Schuiki, Fabian Zaruba, Florian Hoefler, Torsten Benini, Luca Swiss Fed Inst Technol Integrated Syst Lab IIS CH-8092 Zurich Switzerland Swiss Fed Inst Technol Scalable Parallel Comp Lab SPCL CH-8092 Zurich Switzerland Univ Bologna Dept Elect Elect & Informat Engn DEI I-40126 Bologna Italy
Single-issue processor cores are very energy efficient but suffer from the von Neumann bottleneck, in that they must explicitly fetch and issue the loads/storse necessary to feed their ALU/FPU. Each instruction spent ... 详细信息
来源: 评论
FusedCache: A Naturally Inclusive, Racetrack Memory, Dual-Level Private Cache
收藏 引用
IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS 2016年 第2期2卷 69-82页
作者: Xu, Haifeng Alkabani, Yousra Melhem, Rami Jones, Alex K. Univ Pittsburgh Dept Elect & Comp Engn Pittsburgh PA 15260 USA Amer Univ Cairo Comp Sci & Engn Cairo Cairo Governora Egypt Univ Pittsburgh Dept Comp Sci Pittsburgh PA 15260 USA
We propose FusedCache, a two-level set-associative Racetrack memory (RM) cache design that utilizes RM's high density for providing fast uniform access at one level, and non-uniform access at the next. FusedCache ... 详细信息
来源: 评论
RESOURCE MANAGEMENT FOR SOFTWARE-DEFINED RADIO CLOUDS
收藏 引用
IEEE micro 2012年 第1期32卷 44-53页
作者: Gomez Miguelez, Ismael Marojevic, Vuk Gelonch Bosch, Antoni Univ Politecn Cataluna Dept Signal Theory & Commun ES-08034 Barcelona Spain
Software-defined radio (sdr) clouds combine sdr concepts with cloud computing technology for designing and managing future base stations. They provide a scalable solution for the evolution of wireless communications. ... 详细信息
来源: 评论
A GPU Register File using Static Data Compression  20
A GPU Register File using Static Data Compression
收藏 引用
49th International Conference on Parallel Processing (ICPP)
作者: Angerd, Alexandra Sintorn, Erik Stenstrom, Per Chalmers Univ Technol Dept Comp Sci & Engn Gothenburg Sweden
GPUs rely on large register files to unlock thread-level parallelism for high throughput. Unfortunately, large register files are power hungry, making it important to seek for new approaches to improve their utilizati... 详细信息
来源: 评论