咨询与建议

限定检索结果

文献类型

  • 8 篇 期刊文献
  • 6 篇 会议

馆藏范围

  • 14 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 12 篇 工学
    • 7 篇 电子科学与技术(可...
    • 7 篇 计算机科学与技术...
    • 5 篇 电气工程
    • 1 篇 软件工程

主题

  • 14 篇 parallel logic s...
  • 3 篇 multilevel parti...
  • 3 篇 f-m heuristic al...
  • 3 篇 synchronous simu...
  • 3 篇 synchronization
  • 3 篇 discovery
  • 2 篇 event-driven sim...
  • 2 篇 load balancing
  • 2 篇 time warp
  • 2 篇 distributed simu...
  • 2 篇 concurrency
  • 1 篇 many integrated ...
  • 1 篇 spmd
  • 1 篇 asynchronous sim...
  • 1 篇 graphics process...
  • 1 篇 simulation
  • 1 篇 vector multiproc...
  • 1 篇 gpgpu
  • 1 篇 gate level logic...
  • 1 篇 discrete event s...

机构

  • 2 篇 school of comput...
  • 1 篇 shantou univ key...
  • 1 篇 state university...
  • 1 篇 bogazici univ de...
  • 1 篇 wright state uni...
  • 1 篇 microsoft
  • 1 篇 computer science...
  • 1 篇 school of microe...
  • 1 篇 university of ma...
  • 1 篇 mentor wilsonvil...
  • 1 篇 state university...
  • 1 篇 nara natl coll o...
  • 1 篇 university of br...
  • 1 篇 schoold of micro...
  • 1 篇 lg semicon co lt...
  • 1 篇 univ glasgow sch...
  • 1 篇 suny stony brook...
  • 1 篇 washington univ ...
  • 1 篇 school of comput...
  • 1 篇 washington state...

作者

  • 2 篇 mahmood a
  • 2 篇 baker wi
  • 1 篇 yuzhuo fu
  • 1 篇 kormicki maciek
  • 1 篇 wang jiafang
  • 1 篇 aksanli baris
  • 1 篇 kim hk
  • 1 篇 kikuno t
  • 1 篇 jiafang wang
  • 1 篇 jiafang wang sch...
  • 1 篇 fu yuzhuo
  • 1 篇 tsai hans
  • 1 篇 jean j
  • 1 篇 gu pei
  • 1 篇 zhang qiting
  • 1 篇 seko t
  • 1 篇 lai liyang
  • 1 篇 hong k. kim
  • 1 篇 cockshott paul
  • 1 篇 mahmood ausif

语言

  • 10 篇 英文
  • 4 篇 其他
检索条件"主题词=Parallel Logic Simulation"
14 条 记 录,以下是11-20 订阅
排序:
An evaluation of parallel synchronous and conservative asynchronous logic-level simulations
收藏 引用
VLSI DESIGN 1996年 第2期4卷 91-105页
作者: Mahmood, A Baker, WI WASHINGTON UNIV TRI CITIES RICHLANDWA 99352
A recent paper by Bailey [1] contains a theorem stating that the idealized execution times of unit-delay, synchronous and conservative asynchronous simulations are equal under the conditions that unlimited number of p... 详细信息
来源: 评论
Speeding Up Cycle Based logic simulation Using Graphics Processing Units
收藏 引用
INTERNATIONAL JOURNAL OF parallel PROGRAMMING 2011年 第5期39卷 639-661页
作者: Sen, Alper Aksanli, Baris Bozkurt, Murat Bogazici Univ Dept Comp Engn TR-34342 Istanbul Turkey
Verification has grown to dominate the cost of electronic system design, consuming about 60% of design effort. Among several verification techniques, logic simulation remains the major verification technique. Speeding... 详细信息
来源: 评论
Optimising simulation Data Structures for the Xeon Phi  14
Optimising Simulation Data Structures for the Xeon Phi
收藏 引用
International Workshop on parallel Optimization using/for Multi and Many-Core High Performance Computing (POMCO) in conjunction with 14th International Conference on High Performance Computing and simulation (HPCS)
作者: Chimeh, Mozhgan K. Cockshott, Paul Univ Glasgow Sch Comp Sci 18 Eilybank Gardens Glasgow G12 8RZ Lanark Scotland
In this paper, we propose a lock-free architecture to accelerate logic gate circuit simulation using SIMD multi-core machines. We evaluate its performance on different test circuits simulated on the Intel Xeon Phi and... 详细信息
来源: 评论
Case study of gate-level logic simulation on an extremely fine-grained chip multiprocessor
收藏 引用
Journal of Embedded Computing 2006年 第2期2卷 181-190页
作者: Gu, Pei Vishkin, Uzi Microsoft USA University of Maryland Institute for Advanced Computer Studies College Park MD USA
Explicit-multi-threading (XMT) is a parallel programming approach for exploiting on-chip parallelism. Its fine-grained single program multiple data (SPMD) programming model is suitable for many computing intensive app... 详细信息
来源: 评论