检索结果-内蒙古大学图书馆

13th International Conference on Electrical Machines (ICEM)

作者： Silva, Andre M. Ferreira, Fernando J. T. E. Falcao, Gabriel Rodrigues, Manuel Univ Coimbra Inst Syst & Robot Dept Elect & Comp Engn Polo 2 P-3030290 Coimbra Portugal Univ Coimbra Inst Telecomunicacoes Dept Elect & Comp Engn Polo 2 P-3030290 Coimbra Portugal

ISBN: (纸本)9781538624777

Most of industrial induction motors currently used employ simple winding patterns, which commonly are designed to fulfil the fundamental magnetizing flux and torque requirements, disregarding the spatial harmonic content of the air-gap magnetomotive force (MMF). However, it is well known that the lower-order MMF spatial harmonics have a negative impact on the motor efficiency, vibration, noise, and torque production. The use of different turns per coil in the winding design is a possible solution to mitigate the problem. In this paper, a novel winding optimizing algorithm is fully described. The air-gap is modelled as a linear function of the current-sheet created by the conductors in the slots. Several winding patterns with different poles for stators with different slots are optimized, and the turns per coil pattern is presented in tables for single and double layer windings with optimal coil pitch shortening. These tables can be used, as reference, in winding design projects. An application example of winding optimization is also presented.

关键词： Stator Winding design winding optimization magnetomotive force spatial harmonic content parasitic torque parallel programming

来源：评论

学校读者我要写书评

暂无评论

Danse-doigts, a fine motor game

arXiv

引用

arXiv 2019年

作者： Susini, Jean-Ferdy Pons, Olivier Guedin, Nolwenn Thevenot, Catherine CNAM CÉDRIC 292 rue Saint-Martin Paris cédex 0375141 France FPSE UNIGE 40 bd du Pont d'Arve Genève 41205 Switzerland IP UNIL LausanneGéopolis - 1015 Switzerland

This paper describes the design, implementation and testing of "Danse-doigts", an edutainment therapeutic application for hemiplegic children. The objective of this program is twofold. Firstly, to allow them to train their fine motor skills on tablet. Secondly, to study the effect of this training on their numerical performance (counting, calculation...). The target population and the objective of evaluating numerical skills influenced the design. The software was developed using standard web technologies but is based on a new parallel programming library written in JavaScript. Applications and libraries are free of charge and easy to install on most tablets. Copyright © 2019, The Authors. All rights reserved.

关键词： parallel programming

来源：评论

学校读者我要写书评

暂无评论

New pruning methods for Mining Minimal Functional Dependencies from Large-Scale Distributed Data 6

New pruning methods for Mining Minimal Functional Dependenci...

引用

6th International Conference on Advanced Cloud and BigData (CBD)

作者： Cheng, Feng Yang, Zhe Soochow Univ Informat Proc Technol Prov Key Lab Comp Suzhou 215006 Jiangsu Peoples R China

ISBN: (纸本)9781538680346

Extracting minimal functional dependencies (MFDs) from relational databases is an import database analysis technique. With the advent of big data era, it is challenging to discover MFDs from big data, especially large-scale distributed data stored in many different sites. The key to discovering MFDs as fast as possible is pruning the useless candidate MFDs. And in most existed algorithms, it usually prunes candidate MFDs from top to bottom or from bottom to top. We present a new algorithms FastMFDs for discovering all MFDs from large-scale distributed data both from top to bottom and from bottom to top in parallel. We experimented our algorithm in real-life datasets, and our algorithm is more efficient and faster than the existed discovering algorithms.

关键词： Minimal Functional Dependency Big Data parallel programming

来源：评论

学校读者我要写书评

暂无评论

A Novel Actual Time Cyber Security Approach to Smart Grids 6

A Novel Actual Time Cyber Security Approach to Smart Grids

引用

6th International Istanbul Smart Grids and Cities Congress and Fair (ICSG)

作者： Buyuk, Oguzhan Oktay Camurcu, Ali Yilmaz Fatih Sultan Mehmet Vakif Univ Dept Comp Engn Istanbul Turkey

ISBN: (纸本)9781538644782

The purpose of this paper was to develop a novel actual time cyber security approach to smart grids. The developed way securely backed the smart meters among smart grids against external attacks in a distribution substation. Security is provided using Message Passing Interface (MPI). Newly configured Floyd-Warshall Algorithm was applied to MPI so as to represent a distribution of key pairs which was generated by Homomorphic Encryption. Simulation case studies were conducted on Raspberry Pi 2 Model B in order to illustrate how the mentioned approach can be built to execute the cyber security essentials via parallel programming techniques and Valgrind tools on a virtual distributed mechanism. Simulation results which use real world attack data demonstrated that the developed way is capable of accomplishing cyber security against outer attacks accurately, quickly and real time based sorting of the key pairs into each smart meter node in the demanded area.

关键词： Cyber Security Message Passing parallel programming Smart Grid Communication System Verification

来源：评论

学校读者我要写书评

暂无评论

Emergency Landing Field Recognition Based on Elevation Data Using parallel Processing 37

Emergency Landing Field Recognition Based on Elevation Data ...

引用

IEEE/AIAA 37th Digital Avionics Systems Conference (DASC)

作者： Eckstein, Felix Wittich, Bjoern Schiffmann, Wolfram FernUniversitat Comp Architecture Grp Hagen Germany

ISBN: (纸本)9781538641125

In case of a forced emergency landing situation it is crucial to identify suitable landing fields rapidly and precisely. To safely land an aircraft, various options are possible. A premium choice would be a published airfield. But there are situations where such a location is unreachable - e.g. in regions with few widely scattered airfields or if the airplane's altitude is too low to reach a nearby airfield. In these cases, other flat terrains may be suitable to safely land the plane. If a satisfactory landing field is known, an Emergency Landing Assistant can be used to calculate an optimized route from the current position [3]. In this paper we present a parallel processing approach based on POSIX threads to identify suitable emergency landing fields. As input of the algorithm elevation data of a surface model is used. The landing fields are charaterized by a set of algorithm parameters which are based on different types of slope among the data points within a certain landing field. The recognized landing fields are scored according to their bumpiness measured by the variance of the altitude values and stored in a geo database for later usage in an emergency case.

关键词： emergency landing fields parallel programming threads elevation data

来源：评论

学校读者我要写书评

暂无评论

Towards Developing a Repository of Logical Errors Observed in parallel Code for Teaching Code Correctness

Towards Developing a Repository of Logical Errors Observed i...

引用

IEEE/ACM Workshop on Education for High-Performance Computing (EduHPC)

作者： Trung Nguyen Ba Arora, Ritu Univ Massachusetts Amherst MA 01003 USA Univ Texas Austin Texas Adv Comp Ctr Austin TX 78712 USA

ISBN: (纸本)9781728101903

Debugging parallel programs can be a challenging task, especially for the beginners. While the debuggers like DDT and TotalView can be extremely useful in tracking down the program statements that are connected to the bugs, often the onus is on the programmers to reason about the logic of the program statements in order to fix the bugs in them. These debuggers may neither be able to precisely indicate the logical errors in the parallel programs nor they may provide information on fixing those errors. Therefore, there is a need for developing tools and educational content on teaching the pitfalls in parallel programming and writing correct code. Such content can be useful to guide the beginners in avoiding commonly observed logical errors and in verifying the correctness of their parallel programs. In this paper, we 1) enumerate some of the logical errors that we have seen in the parallel programs (OpenMP, MPI, and CUDA) that were written by the beginners working with us, and 2) discuss the ways to fix those errors. The errors are mainly related to the data distribution, exiting distributed for-loops, and workload-imbalance. The documentation on these logical errors can contribute in enhancing the productivity of the beginners, and can potentially help them in their debugging efforts. We have added the code samples containing logical errors and their solutions in a Github repository so that the others in the community can reproduce the errors on their systems and learn from them. The content presented in this paper may also be useful for those developing high-level tools for detecting and removing logical errors in parallel programs.

关键词： logical errors parallel programming code correctness

来源：评论

学校读者我要写书评

暂无评论

Thread-Local Concurrency: A Technique to Handle Data Race Detection at programming Model Abstraction 18

Thread-Local Concurrency: A Technique to Handle Data Race De...

引用

27th ACM International Symposium on High-Performance parallel and Distributed Computing (HPDC)

作者： Protze, Joachim Schulz, Martin Ahn, Dong H. Mueller, Matthias S. Rhein Westfal TH Aachen ITC Aachen Germany Tech Univ Munich Munich Germany LLNL Livermore CA USA

ISBN: (纸本)9781450357852

With greater adoption of various high-level parallel programming models to harness on-node parallelism, accurate data race detection has become more crucial than ever. However, existing tools have great difficulty spotting data races through these high-level models, as they primarily target low-level concurrent execution models (e.g., concurrency expressed at the level of POSIX threads). In this paper, we propose a novel technique to accurately detect those data races that can occur at higher levels of concurrent execution. The core idea of our technique is to introduce the general concept of Thread-Local Concurrency (TLC) as a new way to translate the concurrency expressed by a high-level programming paradigm into the lowexecution level understood by the existing tools. Specifically, we extend the definition of vector clocks to allow the existing state-of-the-art race detectors to recognize those races that occur at the higher level of concurrency with minor modifications to these tools. Our evaluation with our prototype implemented within ThreadSanitizer shows that TLC can allow the existing tool to detect these races accurately with only small additional analysis overheads.

关键词： parallel programming

来源：评论

学校读者我要写书评

暂无评论

A C-DAG task model for scheduling complex real-time tasks on heterogeneous platforms: Preemption matters

arXiv

引用

arXiv 2019年

作者： Zahaf, Houssam-Eddine Capodieci, Nicola Cavicchioli, Roberto Bertogna, Marko Lipari, Giuseppe

Recent commercial hardware platforms for embedded real-time systems feature heterogeneous processing units and computing accelerators on the same System-on-Chip. When designing complex real-time application for such architectures, the designer needs to make a number of difficult choices: On which processor should a certain task be implemented? Should a component be implemented in parallel or sequentially? These choices may have a great impact on feasibility, as the difference in the processor internal architectures impact on the tasks' execution time and preemption cost. To help the designer explore the wide space of design choices and tune the scheduling parameters, in this paper we propose a novel real-time application model, called C-DAG, specifically conceived for heterogeneous platforms. A C-DAG allows to specify alternative implementations of the same component of an application for different processing engines to be selected off-line, as well as conditional branches to model if-then-else statements to be selected at run-time. We also propose a schedulability analysis for the C-DAG model and a heuristic allocation algorithm so that all deadlines are respected. Our analysis takes into account the cost of preempting a task, which can be non-negligible on certain processors. We demonstrate the effectiveness of our approach on a large set of synthetic experiments by comparing with state of the art algorithms in the literature. Copyright © 2019, The Authors. All rights reserved.

关键词： parallel programming

来源：评论

学校读者我要写书评

暂无评论

Theoretical and Practical Approaches for Teaching parallel Code Correctness

Theoretical and Practical Approaches for Teaching Parallel C...

引用

IEEE International Conference on High Performance Computing Workshops (HiPCW)

作者： Carlos Redondo Ritu Arora Trung Nguyen Ba The University of Texas at Austin Austin Texas USA Texas Advanced Computing Center The University of Texas at Austin Austin Texas USA University of Massachusetts at Amherst Amherst MA USA

ISBN: (数字)9781728148946

ISBN: (纸本)9781728148953

The introductory-level courses on parallel programming, typically, do not cover the topic of code correctness. Often, students learn about the logical errors in parallel programs and troubleshoot them through trial and error, and spend a significant amount of time and effort in the process. A systematic pedagogical approach to teaching parallel code correctness is therefore needed to enhance the productivity of students and instructors. In this paper, we describe some theoretical and practical approaches that can be adopted for assessing and teaching parallel code correctness. The theoretical approaches include using formal methods (e.g., Petri nets and Hoare Logic). We apply these approaches on the test cases discussed in this paper. The practical approach involves teaching code correctness through demonstrations. For enabling this, we have not only curated a repository of parallel programs with commonly made logical errors but have also added a high-level interface on top of the repository for quickly comparing fixed and incorrect versions of the sample code in the repository, seeing the explanation text on the errors, and searching the repository on the basis of the causes and symptoms of logical errors. The work presented in this paper can potentially motivate the instructors in including the content on code correctness in their parallel programming courses and trainings.

关键词： Petri nets Education Graphical user interfaces Databases parallel programming Mathematical model Graphics processing units

来源：评论

学校读者我要写书评

暂无评论

Executable Modelling for Highly parallel Accelerators

Executable Modelling for Highly Parallel Accelerators

引用

ACM/IEEE International Conference on Model Driven Engineering Languages and Systems Companion

作者： Lorenzo Addazi Federico Ciccozzi Bjorn Lisper School of Innovation Design and Engineering Malardalen University

ISBN: (纸本)9781728151267

High-performance embedded computing is developing rapidly since applications in most domains require a large and increasing amount of computing power. On the hardware side, this requirement is met by the introduction of heterogeneous systems, with highly parallel accelerators that are designed to take care of the computation-heavy parts of an application. There is today a plethora of accelerator architectures, including GPUs, many-cores, FPGAs, and domain-specific architectures such as AI accelerators. They all have their own programming models, which are typically complex, low-level, and involve explicit parallelism. This yields error-prone software that puts the functional safety at risk, unacceptable for safety-critical embedded applications. In this position paper we argue that high-level executable modelling languages tailored for parallel computing can help in the software design for high performance embedded applications. In particular, we consider the data-parallel model to be a suitable candidate, since it allows very abstract parallel algorithm specifications free from race conditions. Moreover, we promote the Action Language for fUML (and thereby fUML) as suitable host language.

关键词： parallel programming fUML Alf UML Modelling languages High-performance computing Data-parallelism Executable models High Performance Computing parallel programming modelling languages UML data parallel computational power Accelerators GTF2A1L gene Software design Accelerator architectures embedded application Position Papers HETEROGENEOUS SYSTEM

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：