High performance pH control requires a good model of the titration curve, whih the described the nonlinear gain of the process. In many applications, the titration curve changes significantly over short periods of tim...
详细信息
High performance pH control requires a good model of the titration curve, whih the described the nonlinear gain of the process. In many applications, the titration curve changes significantly over short periods of time, and some form of online titration curve estimation is essential. Unfortunately, the titration curve is a complex nonlinear function of process composition, and direct estimation of its parameters is difficult. This paper presents an estimation technique which uses as parameters a basis set of entire titration curves. The parameter choice linearizes the estimation problem, and has proven flexible and robust. An adaptive pH controller is described that uses the estimation technique to identify a process model online, and uses the model to provide a gain schedule for a PI controller. Results of pilot plant testing of this controller are presented.
Discrete processes controlled by programmablelogic controllers involve two distinct diagnostic scenarios: dead state and degrading performance. This paper details a dual-hierarchical expert system approach which perf...
详细信息
Discrete processes controlled by programmablelogic controllers involve two distinct diagnostic scenarios: dead state and degrading performance. This paper details a dual-hierarchical expert system approach which performs process diagnosis for both scenarios. Diagnosis of either scenario is classificatory in nature, using one of two specialized Sequential-Functional hierarchies.
The design planner presented in this paper starts from a description of a circuit in terms of interconnected blocks which may be hard blocks (macrocells in a library, generated blocks like RAMs, PLAs) or soft blocks u...
详细信息
The design planner presented in this paper starts from a description of a circuit in terms of interconnected blocks which may be hard blocks (macrocells in a library, generated blocks like RAMs, PLAs) or soft blocks usually generated by synthesis tools. The design planner predicts the cost of a circuit in terms of area, yield and other issues (power, consumption, packaging), according to different technologies. A special attention is given to a fast accurate floorplanning prediction. Experiments on real circuits showed a good prediction accuracy.< >
Minimization of AND-EXOR PLAs (programmable logic arrays) with input decoders corresponds to minimization of the number of products in exclusive-OR sum-of-products (ESOPs) expressions for multiple-valued-input, two-va...
详细信息
Minimization of AND-EXOR PLAs (programmable logic arrays) with input decoders corresponds to minimization of the number of products in exclusive-OR sum-of-products (ESOPs) expressions for multiple-valued-input, two-valued-output functions. A simplification algorithm for ESOPs, called EXMIN, is presented. The algorithm is based on an iterative improvement. Seven rules are used to replace one pair of products with another. Many AND-EXOR PLAs for arithmetic circuits are simplified. It is shown that in most cases AND-EXOR PLAs require fewer products than AND-OR PLAs.< >
An integrated system that is useful for teaching about the methods of industrial process control, applications of programmablelogic controllers, computer aided simulation of process control systems to test designs an...
详细信息
An integrated system that is useful for teaching about the methods of industrial process control, applications of programmablelogic controllers, computer aided simulation of process control systems to test designs and advanced animated graphics for data acquisition and control is discussed. The system hardware, including the process control system, programmablelogic controller, and microcomputer components, is outlined. The system software, control strategies, and control algorithms are described. The advantages of this integrated system as a teaching tool are reviewed.< >
The problem of integrating testability issues into the synthesis process of programmable-logic-array (PLA-)based VLSI logic design is investigated. Based on the insight gained from prior work on algorithmic and heuris...
详细信息
The problem of integrating testability issues into the synthesis process of programmable-logic-array (PLA-)based VLSI logic design is investigated. Based on the insight gained from prior work on algorithmic and heuristic test generation for PLAs, a systematic methodology for synthesizing easily testable PLAs from high-level (Boolean) specifications is developed. Experimental results are presented to illustrate how adaptive heuristics aid in reducing the complexity of the synthesis-for-testability problem.< >
Minimization of Boolean relations is important from the point of view of synthesis, especially in synthesis for testability. A very fast heuristic procedure for finding an optimal sum-of-products representation for a ...
详细信息
Minimization of Boolean relations is important from the point of view of synthesis, especially in synthesis for testability. A very fast heuristic procedure for finding an optimal sum-of-products representation for a Boolean relation is described. Starting with a function compatible with the relation, a process of iterative logic improvement based on test generation techniques is used to derive a minimal function compatible with the Boolean relation.< >
The yield of ICs is crucial to the commercial success of their manufacture. One practical solution to the low yield problem is the use of fault-tolerant design. A fault diagnosable and repairable PLA design has been p...
详细信息
The yield of ICs is crucial to the commercial success of their manufacture. One practical solution to the low yield problem is the use of fault-tolerant design. A fault diagnosable and repairable PLA design has been proposed to detect, locate, and repair faults, and has led to a significant yield improvement. An alternated defect-tolerant design of PLAs with folding technique is presented to further improve chip yield. The proposed design achieves full diagnosability of stuck-at, bridging, and crosspoint faults during the manufacturing process, and provides full testability after the chip is packaged.< >
Techniques of automatically generating layout from Florida Hardware Design Language (FHDL) specifications are presented. These techniques allow for the automated layout of read-only memories (ROMs) and programmable lo...
详细信息
Techniques of automatically generating layout from Florida Hardware Design Language (FHDL) specifications are presented. These techniques allow for the automated layout of read-only memories (ROMs) and programmable logic arrays (PLAs), and they allow for the user-assisted automatic layout of standard-cell blocks. Adaptations of the FHDL and its framework to permit layout synthesis are presented. Cell generation is discussed. Adapting the simulation framework and primitive simulation modelling are discussed.< >
A problem of reconfiguration of I/O buffers located on the periphery of a programmable gate array is considered. This problem is treated as a problem of shifting pebbles on a cycle. An O(mn) time algorithm is presente...
详细信息
A problem of reconfiguration of I/O buffers located on the periphery of a programmable gate array is considered. This problem is treated as a problem of shifting pebbles on a cycle. An O(mn) time algorithm is presented, where n and m are the numbers of all I/O buffers and used defective I/O buffers, respectively. A few lemmas are established that aid in the development of the algorithm.< >
暂无评论