PLATypus (PLA Test pattern generation and logic simulation tool) is an efficient tool for large PLA's which is interfaced with other existing PLA tools such as the folding program PLEASURE [12] and the logic minim...
详细信息
PLATypus (PLA Test pattern generation and logic simulation tool) is an efficient tool for large PLA's which is interfaced with other existing PLA tools such as the folding program PLEASURE [12] and the logic minimizer ESPRESSO II-C [11] developed at the University of California at Berkeley. A new algorithm is proposed based on complementation and the tautology check of a logic cover, derived from the PLA personality matrix. Both complementation and tautology check are performed by advanced logic manipulation algorithms used in the logic minimization program ESPRESSO II-C [11]. The algorithm is exact, i.e., every testable crosspoint fault is tested, and maximum fault coverage is guaranteed. A quick preprocess, the biased random test generation, is used followed by the proposed algorithm to achieve the best balance between run time and test-set compactness. The program is refined at various stages by many powerful heuristics in the area of fault processing order, backend fault simulation, "don't-care" bit fixing, and on-the-fly test compaction. Both single stuck-at and crosspoint fault models are supported. PLATYPUS can also be used as a logic simulation tool and redundancy identifier. Test pattern generation has been performed by PLATYPUS on a large number of industrial PLA's.
The paper discusses the microprocessor based Solid State programmablelogic System (SSPLS) designed for the Clinch River Breeder Reactor Plant (CRBRP) which was terminated in December 1983 by U.S. Congress. Even thoug...
详细信息
The paper discusses the microprocessor based Solid State programmablelogic System (SSPLS) designed for the Clinch River Breeder Reactor Plant (CRBRP) which was terminated in December 1983 by U.S. Congress. Even though procurement of equipment did not take place, the topics discussed here reflect the advanced engineering and design completion (85 percent) on the project and the authors feel that the information presented reflects worthwhile experience associated with the implementation of the state-of-the-art technology and may benefit future designs as well as the industry in general. Topics presented include discussion on design description and hardware, programming, verification and validation, licensing concerns and requirements on reliability and maintainability. The paper describes licensing interaction with the Nuclear Regulatory Commission (NRC) Staff at the construction permit stage and outlines additional details that would be needed at an operating license permit stage.
A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed. The chip contains various kinds of logic functional blo...
详细信息
A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed. The chip contains various kinds of logic functional blocks, such as inverters, NORs, NANDs, flip-flops, shift registers, counters, adders, multiplexers, and ALUs. Up to 200 SSI/MSI standard logic blocks can be provided. The E/SUP 2/PROM-type MOSFET switch matrix is adjacent to the functional blocks, in order to connect any output to specific inputs of the functional blocks. It also offers a ready-to-test aid, obtained by monitoring the signal waveform developed inside the chip. These features have the advantage over the present custom IC design methods (gate array, standard cell, silicon compiler, programmablelogic array) that the designer can easily redesign the logic to obtain a digital system in an IC in a single day.
Semicustom and custom LSIs have become very important for system manufacturers because they provide system products with distinctive features that cannot be furnished by using only standard LSIs such as microprocessor...
详细信息
Semicustom and custom LSIs have become very important for system manufacturers because they provide system products with distinctive features that cannot be furnished by using only standard LSIs such as microprocessors. From this point of view, rapid development is essential for semicustom and custom LSIs, but there are other factors to be considered for determining the device technology and design methodology such as performance requirements, allowable development costs, and production quantities. In this paper, these aspects for semicustom and custom LSI development are discussed. We first review the device technology and then discuss various design methodologies with an emphasis on standard cell designs. New design methodologies, such as silicon compilers and AI approaches, are also included.
We study the problem of optimizing the transistor sizes in the one-bit nMOS full adder either isolated or embedded in a regular array. A local optimization method that we call the critical-path optimization method is ...
详细信息
We study the problem of optimizing the transistor sizes in the one-bit nMOS full adder either isolated or embedded in a regular array. A local optimization method that we call the critical-path optimization method is developed. In this method, two parameters at a time are changed along the critical path until a locally optimal choice of transistor sizes is found. The critical-path optimization method uses the Berkeley VLSI tools and the hierarchical layout language ALLENDE developed at Princeton. First, we optimize the isolated one-bit full adder implemented in three ways: as a PLA, data selector, and with random logic. The details of the critical-path optimization method and power-time tradeoff curves are illustrated here. Second, we optimize the one-bit full adder embedded in a simple array multiplier. The entire 3 × 3, 4 × 4, 8 × 8, and 10 × 10 multipliers are optimized and their local optima are compared. Because the optimization of the entire circuit becomes less practical when the circuit becomes larger, we develop a method that makes use of circuit regularity. We prove that some small array of one-bit full adders, called the canonical configuration, has the same local optima as the n × n multiplier for large n, with the criterion of minimizing the delay time T. Hence, we can greatly reduce the computation load by optimizing this canonical configuration instead of optimizing the entire circuit. Experimental results confirm the effectiveness of this approach.
This paper describes a new family of modular 4-bit microcontrollers that integrate on-chip support functions. Processed with 3-/spl mu/m NMOS technology, they offer very good trade-offs between speed and power consump...
详细信息
This paper describes a new family of modular 4-bit microcontrollers that integrate on-chip support functions. Processed with 3-/spl mu/m NMOS technology, they offer very good trade-offs between speed and power consumption on the one hand, and cost and performance on the other.
This paper describes the salient features of CAMP, a Computer Aided Minimization Procedure for single Boolean functions. The procedure is a divide and conquer algorithm, in which the essential prime implicants are fir...
详细信息
This paper describes the salient features of CAMP, a Computer Aided Minimization Procedure for single Boolean functions. The procedure is a divide and conquer algorithm, in which the essential prime implicants are first found, and then the best cover among the selective prime implicants are chosen. A significant feature of the algorithm is that the selection of the most suitable selective prime implicant to cover a minterm is based upon the information associated with the degree and direction of adjacency of the minterm itself. The generation of the complement of the function is not a requirement of the algorithm. The procedure has been implemented in a 250 line Fortran program. For shallow functions consisting mainly of essential prime implicants (EPI's) and a few selective prime implicants (SPI's), CAMP produces the exact or near minimal sum of product form. For dense functions consisting of a large number of interconnected cyclic SPI chains, a good minimal solution is obtained by minimizing the complementary function.
A 19-ns 250-mW erasable programmablelogic device using 1.2-/spl mu/m n-well CMOS EPROM technology is described. CMOS EPROM technology and new circuit techniques give smaller die and lower power than SSI/MSI logic com...
详细信息
A 19-ns 250-mW erasable programmablelogic device using 1.2-/spl mu/m n-well CMOS EPROM technology is described. CMOS EPROM technology and new circuit techniques give smaller die and lower power than SSI/MSI logic components without compromising speed. A novel cell current tracking, temperature-compensated sense amplifier is used to enhance performance and reduce power. The versatile macrocell makes the logic implementation simpler, and the EPROM technology gives improved programmability and reliability.
1-Amino-2-phenylethylphosphonic acid (PheP) retards growth in Spirodela oligorrhiza causing morphological malformations, inhibits chlorophyll synthesis in progeny fronds, and markedly stimulates L-phenylalanine ammoni...
详细信息
1-Amino-2-phenylethylphosphonic acid (PheP) retards growth in Spirodela oligorrhiza causing morphological malformations, inhibits chlorophyll synthesis in progeny fronds, and markedly stimulates L-phenylalanine ammonia-lyase (PAL) activity in vivo and inhibits it in vitro;in prolonged experiments ribonuclease activity is stimulated. PheP severely inhibits anthrocyanin synthesis in seedlings of red cabbage, with moderate inhibition of PAL activity in vivo;chlorophyll synthesis and growth of the seedlings are little affected.
暂无评论