This paper discusses the use of restructurable hardware, specifically field programmable gate arrays, in real-time image processing and manipulation tasks such as convolution filtering, scaling and rotation, compositi...
详细信息
This paper discusses the use of restructurable hardware, specifically field programmable gate arrays, in real-time image processing and manipulation tasks such as convolution filtering, scaling and rotation, composition, color space transformation, etc. Each of these functions can be implemented using a customized pipeline design to obtain a high degree of parallelism and thus high performance. In this work, we show how a simple arrangement of FPGAs and memory can be used to synthesize a wide variety of image processing pipelines having different topologies and functionality.< >
This paper presents the feasibility of conductive acrylonitrile butadiene styrene (ABS) materials in the fabrication of flexible three-dimensional (3D) antennas using additive manufacturing method. To demonstrate this...
详细信息
ISBN:
(纸本)9781479978168
This paper presents the feasibility of conductive acrylonitrile butadiene styrene (ABS) materials in the fabrication of flexible three-dimensional (3D) antennas using additive manufacturing method. To demonstrate this application a bowtie antenna with coplanar waveguide (CPW) feed structure has been designed and measured. The prototype of the antenna has been fabricated using Makerbot dual 3D printer and flexible polylactic acid (PLA) and ABS filaments for dielectric and conductive parts of the antenna, respectively. To our knowledge, this is the first reported antenna fabricated with conductive ABS material. The dielectric properties of the PLA and ABS filaments have been measured using Agilent performance probe. The fabricated antenna possesses compact size, light-weight and mechanically flexible structure. In addition it achieves wide bandwidth of 24.18 % at the center frequency of 7.81 GHz.
Accurate diagnosis is an essential requirement in many testing environments, since it is the basis for any repair or replacement strategy used for chip or system fault-tolerance. In this paper we present the first app...
详细信息
Accurate diagnosis is an essential requirement in many testing environments, since it is the basis for any repair or replacement strategy used for chip or system fault-tolerance. In this paper we present the first approach able to diagnose faulty programmablelogic blocks (PLBs) in Field programmable Gate arrays (FPGAs) with maximal diagnostic resolution. Our approach is based on a new Built-In Self-Test (BIST) architecture for FPGAs and can accurately locate any single and most multiple faulty PLBs. An adaptive diagnostic strategy provides identification of faulty PLBs with a 7% increase in testing time over the complete detection test, and can also be used for manufacturing yield enhancement. We present results showing identification of faulty PLBs in defective ORCA chips.
A design paradigm for molecular electronics is simulated to demonstrate that clusters of devices showing negative differential molecular impedance can be used as minimum programmable units. These molecular scale reson...
详细信息
A design paradigm for molecular electronics is simulated to demonstrate that clusters of devices showing negative differential molecular impedance can be used as minimum programmable units. These molecular scale resonant tunneling devices show features of multiple-valued logic and memory.
The authors explore the effect of the choice of logic block on the speed of a field-programmable gate array (FPGA). A set of logic circuits was implemented as FPGAs, each using a different logic block, and the speed o...
详细信息
The authors explore the effect of the choice of logic block on the speed of a field-programmable gate array (FPGA). A set of logic circuits was implemented as FPGAs, each using a different logic block, and the speed of the implementation was measured. While the result depends on the delay of programmable routing, experiments indicate that wide input PLA (programmablelogic array)-style AND-OR gates, four- and five-input lookup tables, and certain multiplexer configurations produce the lowest total delay over the important values of routing delay. Furthermore, significant gains in performance (from 10% to 41% reduction in total delay) can be achieved by connecting a small number of logic blocks together using hard-wired connections.< >
Our recent work in embedded FPGAs has been focused on a soft IP approach where programmable fabrics are described at the RTL level and implemented using the ASIC digital flow and generic standard cells. Early results ...
详细信息
Our recent work in embedded FPGAs has been focused on a soft IP approach where programmable fabrics are described at the RTL level and implemented using the ASIC digital flow and generic standard cells. Early results showed significant penalties in area, delay, and power overhead. However, using tactical standard cells and a structured physical design approach within such a flow, we were able to obtain large savings in area and delay. We defined this new approach as soft++ eFPGA. This paper provides details of the physical design flow, with particular emphasis on floor-planning, interconnect-planning, and clock tree synthesis. The advantages of our approach in handling larger circuits are demonstrated on a set of realistic benchmark circuits implemented in 180nm and 90nm CMOS process technology
A novel sense amplifier to enhance speed in high-speed array logic is presented. The sense amplifier is simple and can be designed robustly to process variations. The sense amplifier is used in a further development o...
详细信息
A novel sense amplifier to enhance speed in high-speed array logic is presented. The sense amplifier is simple and can be designed robustly to process variations. The sense amplifier is used in a further development of the single-phase CMOS circuit technique. Two single-phase clocked PLAs have been designed for test purposes. SPICE simulations show that a PLA (with 64 inputs, 256 intermediate AND-functions, 64 outputs, worst-case logical configuration, and with a conservative noise margin) will run faster than 100 MHz in a 2- mu m standard CMOS process. One smaller prototype chip has been tested experimentally.< >
The recent developments in simulation engineering have made it feasible to solve various multiphysics problems of designing and testing through advanced mathematical modeling with optimal outputs to meet manufacturing...
详细信息
The recent developments in simulation engineering have made it feasible to solve various multiphysics problems of designing and testing through advanced mathematical modeling with optimal outputs to meet manufacturing leading accuracy. The engineers preferably adopt topology optimization (TO) techniques to establish a performance-oriented balance between affordability and strength, interpolating unanticipated hidden shapes from a given design domain. The thermal analysis embedded with topological simulation enables the designers to understand the thermal performance of complex structures under given boundary conditions. In the present article, a cumulative finite element analysis (FEA) based structural and thermal simulation approach has been implemented to understand the customized mallet finger splint's mechanical and thermal behavior. The customized splint subjected to operational loads and constraints was optimized for compliance criterion with a successive reduction in mass percentage. Optimization results indicated that a considerable weight reduction improves the orthosis ventilation behavior, which may improve the performance outcomes for the patients during the recovery.
In this paper we evaluate a new multilevel hierarchical MFPGA. The specific architecture includes two unidirectional programmable networks. A downward network based on the butterfly-fat-tree topology, and a special ri...
详细信息
In this paper we evaluate a new multilevel hierarchical MFPGA. The specific architecture includes two unidirectional programmable networks. A downward network based on the butterfly-fat-tree topology, and a special rising network. New tools are developed to place and route several benchmark circuits on this architecture. Comparison with the traditional symmetric, Manhattan mesh architecture shows that MFPGA can implement circuits with fewer switches and a smaller area.
The distribution of oceanographic databases, including tailored data products, can be managed with an object-oriented approach within an Open Systems Environment (OSE). The United States Navy's plans to implement ...
详细信息
The distribution of oceanographic databases, including tailored data products, can be managed with an object-oriented approach within an Open Systems Environment (OSE). The United States Navy's plans to implement OSE software architectures for many of its workstation-based systems, including environmental systems, provides an opportunity to manage the database distribution processes in such a way as to respond to operational requirements and the availability of locally derived information.< >
暂无评论