Microneedles are currently being extensively researched for therapeutic and diagnostic applications, as they are painless, cheaper than conventional needles, and reduce risk of infection. In this paper, we have select...
详细信息
Microneedles are currently being extensively researched for therapeutic and diagnostic applications, as they are painless, cheaper than conventional needles, and reduce risk of infection. In this paper, we have selected 10 materials for solid microneedle and have performed the structural analysis of each material using COMSOL Multiphysics 4.3. The study was based on the factors affecting microneedle strength such as buckling and bending forces. The result indicated that the microneedle made of Silicon carbide was superior to the other selected materials and while considering the property of biodegradability for the same study, Silk was preferred. PLA and Polycarbonate experienced buckling and thus were not preferred from the selected materials.
An automated method to derive the statistical parameters of the building blocks of A/D-converters is presented. This method is applied to an 8-bit full flash A/D-converter. The statistical model is used to simulate IN...
详细信息
An automated method to derive the statistical parameters of the building blocks of A/D-converters is presented. This method is applied to an 8-bit full flash A/D-converter. The statistical model is used to simulate INL and DNL and explore statistical effects that cannot be captured in closed expressions. A speedup in simulation times of over 100 is reported compared to device-level simulations.
A five-stage pipelined CPU based on the MIPs ISA is mapped to a self-timed logic family known as Phased logic (PL). The mapping is performed automatically from a netlist of D-Flip-Flops and 4-input Lookup Tables (LUT4...
详细信息
A five-stage pipelined CPU based on the MIPs ISA is mapped to a self-timed logic family known as Phased logic (PL). The mapping is performed automatically from a netlist of D-Flip-Flops and 4-input Lookup Tables (LUT4s) to a netlist of Phased logic gates. Each PL gate implements a 4-input Lookup Table in addition to control logic required for the PL control scheme. PL offers a speedup technique known as Early Evaluation that can be used to boost performance at the cost of additional PL gates. Several different PL gate-level implementations are produced to explore different architectural tradeoffs using early evaluation. Simulations run for five benchmark programs show an average speedup of 1.48 over the clocked netlist at the cost of 17% additional PL gates.
Failure is the typical phenomena of the execution of long-running transactions. To accommodate the random features of Internet-based computing we extend the Guarded Command Language by addition of probabilistic choice...
详细信息
Failure is the typical phenomena of the execution of long-running transactions. To accommodate the random features of Internet-based computing we extend the Guarded Command Language by addition of probabilistic choice and coordination combinators. This paper deals with rollback and compensation mechanisms of the language by providing a probabilistic model. We also discuss algebraic properties of the new combinators, and show the completeness of the algebraic system by show how to convert programs to normal forms.
This paper proposes a new switch box architecture in SRAM-based FPGAs to mitigate soft error effects. In this switch box architecture, the number of SRAM bits required for programming switch box is reduced to 67% with...
详细信息
ISBN:
(纸本)9781605588377
This paper proposes a new switch box architecture in SRAM-based FPGAs to mitigate soft error effects. In this switch box architecture, the number of SRAM bits required for programming switch box is reduced to 67% without any impact on routing capability of the switch box. This architecture does not require any modification of the existing placement and routing algorithms. The architecture was evaluated based on several MCNC benchmarks using VPR tool. The experimental results show that this architecture decreases the susceptibility of switch boxes to SEUs about 20% on average compared to the traditional ones.
In this paper, we present an approach for automated evaluation and generation of videogames made with PuzzleScript, a description-based scripting language for authoring games, which was created by game designer Stephe...
详细信息
In this paper, we present an approach for automated evaluation and generation of videogames made with PuzzleScript, a description-based scripting language for authoring games, which was created by game designer Stephen Lavelle [1]. We have developed a system that automatically discovers solutions for a multitude of videogames that each possess different game mechanics, rules, level designs, and win conditions. In our approach, we first developed a set of general level state heuristics, which estimates how close a given game level is to being solved. It is used to adapt the best-first search algorithm to implement a general evaluation approach for PuzzleScript games called GEBestFS. Next, we developed an evolutionary framework that automatically generates novel game mechanics from scratch by evolving game design rulesets and evaluating them using GEBestFS. This was achieved by developing a set of general ruleset heuristics to assess the playability of a game based on its game mechanics. From the results of our approach, we showcase that a description-based language enables the development of general methods for automatically evaluating games authored with it. Additionally, we illustrate how an evolutionary approach can be used together with these methods to to automatically design alternate or novel game mechanics for authored games.
Multiple-valued Boolean minimization is proposed as a technique for identifying and extracting good Boolean factors which can be used as strong divisors to minimize the literal count and the area of a multilevel logic...
详细信息
Multiple-valued Boolean minimization is proposed as a technique for identifying and extracting good Boolean factors which can be used as strong divisors to minimize the literal count and the area of a multilevel logic network. Given a two-level logic function, a subset of inputs to the function is selected such that the number of good Boolean factors contained in this subset of inputs is large. If the targeted implementation is a set of interconnected PLAs, the different cube combinations given by the subset of inputs are re-encoded to reduce the number of product terms in the logic function. A novel algorithm for the re-encoding is given that is based on the notion of partial satisfaction of constraints. Algorithms have been developed that identify a set of factors which maximally decrease the literal count of the logic network when they are used as strong divisors. Results obtained on several benchmark examples that illustrate the efficacy of the techniques are presented.< >
Analysis and simulation results of substrate noise in mixed-signal ICs on lightly doped substrates are difficult to bring in agreement with measurements, even for very simple structures. In this paper, substrate noise...
详细信息
Analysis and simulation results of substrate noise in mixed-signal ICs on lightly doped substrates are difficult to bring in agreement with measurements, even for very simple structures. In this paper, substrate noise propagation in lightly doped p-type substrates is studied with a simple test structure. Our study reveals that the current flow is multi-dimensional, and that adjacent layout details (such as nwells and metal wires) influence the propagation between two contacts. The analysis has enabled its to match the measured S/sub 21/ propagation with a simulation model from DC (error<8%) up to 10 GHz with an overall error smaller than 3 dB. Insight in simple structures such as the one considered here, is valuable in improving the understanding of substrate noise in lightly doped substrates.
Given a weakly calibrated stereo system and a virtual 3D surveillance plane specified by any 3 points given by an external operator we describe a framework for matching complex 2D planar curves lying at the intersecti...
详细信息
Given a weakly calibrated stereo system and a virtual 3D surveillance plane specified by any 3 points given by an external operator we describe a framework for matching complex 2D planar curves lying at the intersection of the 3D surveillance plane and the 3D scene being observed. This important information may then be used to know which parts of the objects being observed are between the stereo system and the virtual 3D surveillance plane, and which parts are behind the 3D virtual surveillance plane i.e. outside a security zone specified around the stereo system. Using an energy minimization based approach, we reformulate this stereo problem as a front propagation problem. The Euler Lagrange equation of the designed energy functional is derived and the flow minimizing the energy is obtained. This original scheme may be viewed as a geodesic active stereo model which basically attract the given curves to the bottom of a potential well corresponding to pixels having similar intensities. Using the level set formulation scheme of Osher and Sethian (1988), complex curves can be matched and topological changes for the evolving curves are naturally managed. The final result is also relatively independent of the curve initialization. Promising experimental results have been obtained on various real images.
This paper analyzes the architectural and complexity features of the array-based testing technique for field programmable gate arrays (FPGAs). The analysis is pursued using a hybrid (functional/stuck-at) single fault ...
详细信息
This paper analyzes the architectural and complexity features of the array-based testing technique for field programmable gate arrays (FPGAs). The analysis is pursued using a hybrid (functional/stuck-at) single fault model by considering both the architecture of the configurable logic block (CLB) as well as the whole FPGA. Its evaluation using three commercially available FPGA families by Xilinx is presented in detail; emphasis is given to the different array configurations which permit the observability/controllability requirements of the testing process to satisfy the input/output restrictions (given by the I/O pins) of the FPGA, while still reducing the number of required programming phases.
暂无评论