A fluorescent probe (2a-LP) based on an unnatural amino acid (UAA) is developed for the detection of phenylalanine ammonia lyase (PAL). In the presence of PAL, 2a-LP is catalytically deaminated to ortho-amino-transcin...
详细信息
A fluorescent probe (2a-LP) based on an unnatural amino acid (UAA) is developed for the detection of phenylalanine ammonia lyase (PAL). In the presence of PAL, 2a-LP is catalytically deaminated to ortho-amino-transcinnamic acid (o-a-CA), which shows a remarkable "off-on" fluorescence signal Thus, the probe 2a-LP enables direct visualization of the PAL activity in tomato under UV illumination and has potential in vitro assays.
This paper characterizes oscillations found in Walsh-domain analysis of first-order systems. A useful condition for occurrence of such oscillations is given and the expression for the percentage maximum overshoot for ...
详细信息
This paper characterizes oscillations found in Walsh-domain analysis of first-order systems. A useful condition for occurrence of such oscillations is given and the expression for the percentage maximum overshoot for different system time constants (1/a), scaling constants (alpha), and number of Walsh functions in the set considered (m) has been derived. Several graphs are presented to show the variational behavior of the percentage maximum overshoot, and the reasons for this oscillatory phenomenon are discussed. Comparisons are also made between the actual time-domain solution and the Walsh-domain solution, which gives rise to oscillations if the derived constraints are violated.
A mechanical polishing planarization (MPP) process is developed with an endpoint detection method. h-IPP makes it possible to form self-aligned contacts on small junctions and to decrease parasitic inductance. It can ...
详细信息
A mechanical polishing planarization (MPP) process is developed with an endpoint detection method. h-IPP makes it possible to form self-aligned contacts on small junctions and to decrease parasitic inductance. It can also control the thickness of the insulation layers precisely. MPP was used to fabricate a 22 mu m x 22 mu m vortex transitional memory cell and the cell operated correctly. The reliability of interlayer insulation was increased for 61-Kbit memory cell arrays fabricated using MPP. It is concluded that MPP is an effective technology for fabricating high-density Josephson circuits.
Polylactides (PLA) is a well-known green polymer because of their sustainability, biocompatibility and biodegradabil-ity. They have been used in various applications. But, for specific applications, homopolymer polyla...
详细信息
Polylactides (PLA) is a well-known green polymer because of their sustainability, biocompatibility and biodegradabil-ity. They have been used in various applications. But, for specific applications, homopolymer polylactide (PLA) has limitations because of thermal and mechanical properties. As we knew, stereocomplexation and nanocomposites are the choices to enhance the properties of PLA. Stereocomplexation of PLA with different configuration can enhance the thermal properties of polylactide by generated stereocomplex polylactide (s-PLA). This macromolecule has increasing the melting point about ~50 °C higher than its homopolymer. In other hand, the addition of inorganic material into polymer generated a nano-scale dispersion of filler (inorganic material) in the polymer matrix, so-called *** exhibits superior physical mechanical properties.
A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed. The chip contains various kinds of logic functional blo...
详细信息
A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed. The chip contains various kinds of logic functional blocks, such as inverters, NORs, NANDs, flip-flops, shift registers, counters, adders, multiplexers, and ALUs. Up to 200 SSI/MSI standard logic blocks can be provided. The E/SUP 2/PROM-type MOSFET switch matrix is adjacent to the functional blocks, in order to connect any output to specific inputs of the functional blocks. It also offers a ready-to-test aid, obtained by monitoring the signal waveform developed inside the chip. These features have the advantage over the present custom IC design methods (gate array, standard cell, silicon compiler, programmablelogic array) that the designer can easily redesign the logic to obtain a digital system in an IC in a single day.
An approach taken to automate gas engine/compressor skid-mounted packages is described. The approach includes design criteria with special considerations regarding the application of programmablelogic controllers (PL...
详细信息
An approach taken to automate gas engine/compressor skid-mounted packages is described. The approach includes design criteria with special considerations regarding the application of programmablelogic controllers (PLCs). Using typical industry-standard specifications along with I/O (input/output) lists, sequence narratives, and logic diagrams, the PLCs may be programmed to perform the desired operation. The added capabilities of the PLC enhance simulation, checkout, and startup. The present work is based on experience gained during the installation of three reciprocating engine/compressor packages on remote unmanned platforms in the Gulf of Mexico.< >
A hardware fingerprint-based physical layer authentication (PLA) is proposed and demonstrated for optical networks using anomaly detection. To accurately classify the legal devices and effectively detect the rogue dev...
详细信息
A hardware fingerprint-based physical layer authentication (PLA) is proposed and demonstrated for optical networks using anomaly detection. To accurately classify the legal devices and effectively detect the rogue devices, the unique fingerprint features are extracted from the received optical spectra of optical transmitters by the linear discriminant analysis (LDA) and then identified by the support vector data description (SVDD) algorithm. The recognition accuracy of 97.8% is experimentally demonstrated based on the optical spectra from 8 transmitters after 20 km standard single-mode fiber transmission, while the average false alarm rate and the miss alarm rate are 2.5% and 0.1%, respectively. The results show the full feasibility and excellent performance of the proposed PLA scheme in security enhancement using hardware fingerprints for optical networks without any threshold selection.
A CAMAC data scanner was designed and manufactured. The scanner is in conformance with LeCroy's 4290 series DATABUS interface. The scanner supports CAMAC single action and block transfer mode with zero suppress ca...
详细信息
A CAMAC data scanner was designed and manufactured. The scanner is in conformance with LeCroy's 4290 series DATABUS interface. The scanner supports CAMAC single action and block transfer mode with zero suppress capability. The S2 timing of CAMAC cycle may be skipped to squeeze data acquisition cycle. The scanners are located at front-end CAMAC crates in the FASTBUS based TOPAZ data acquisition system.
ASIC design methodologies are assessed from the system designer's point of view by comparing the entire IC-related product cost, design schedule, functionality, and risks to that of designs containing standard dev...
详细信息
ASIC design methodologies are assessed from the system designer's point of view by comparing the entire IC-related product cost, design schedule, functionality, and risks to that of designs containing standard devices. ASIC methodologies include programmablelogic devices, gate arrays, standard cells, and full custom, all primarily in 2-m CMOS, at production volumes of 1 to 100K units per year and at complexities of 5OO to 20 000 gates per device. It is shown that "gates per pin" is the key determinant of total IC-related cost. Products containing ASIC cost less than those containing SSI/MSI, since ASICs raise the number of gates per pin from 2 to a range of 40-200. More surprising, products using ASIC devices cost less than products containing combinations of standard LSI/VLSI and SSI/MSI, if their gates per pin is 2-3 times that of the products containing standard devices. Each design methodology has regions, or market segments, where it is competitive. But there are large regions of small cost differences between two ASIC methodologies. Currently, these regions use primarily the older methodologies, i.e., gate arrays at low production volumes and full custom at high volumes. They also provide future opportunities for standard cells. Currently, IC manufacturing cost accounts for about 15 percent of the logic-related total cost, field maintenance for 17 percent, device and system development for 11 percent, and systems related manufacturing cost for 57 percent. These percentages are expected to migrate to 17, 20, 13, and 50 percent, respectively, by 1990. Our ASIC techno-economic assessment is summarized in 27 nomograms, figures, and charts.
暂无评论