检索结果-内蒙古大学图书馆

IEEE-Computer-Society Annual Symposium on VLSI (ISVLSI)

作者： Roy, Kaushik Sharad, Mrigank Fan, Deliang Yogendra, Karthik Purdue Univ Dept Elect & Comp Engn W Lafayette IN 47907 USA

ISBN: (纸本)9781479937653

In this paper we discuss the potential of emerging spin-torque devices for computing applications. Recent proposals for spin-based computing schemes may be differentiated as 'all-spin' vs. hybrid, programmable vs. fixed, and, Boolean vs. non-Boolean. All-spin logic-styles may offer high area-density due to small form-factor of nano-magnetic devices. However, circuit and system-level design techniques need to be explored that leaverage the specific spin-device characterisitcs to achieve energy-efficiency, performance and reliability comparable to those of CMOS. The non-volatility of nano-magnets can be exploited in the design of energy and area-efficient programmable logic. In such logic-styles, spin-devices may play the dual-role of computing as well as memory-elements that provide field-programmability. Spin-based threshold logic design is presented as an example. Emerging spintronic phenomena may lead to ultra-low-voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. Such devices may be suitable for non-Boolean data-processing applications which involve analog processing leading to highly energy-efficient information processing hardware for applicatons like patternmatching, neuromorphic-computing, image-processing and data-conversion. Towards the end, we discuss the possibility of applying emerging spin-torque switches in the design of energy-efficient global interconnects, for future chip multiprocessors.

关键词： spin logic low power threshold logic analog neural networks non-Boolean programmable logic array interconnect

来源：评论

学校读者我要写书评

暂无评论

Brain-Inspired Computing with Spin Torque Devices

Brain-Inspired Computing with Spin Torque Devices

引用

Design, Automation and Test in Europe Conference and Exhibition (DATE)

作者： Roy, Kaushik Sharad, Mrigank Fan, Deliang Yogendra, Karthik Purdue Univ Dept Elect & Comp Engn W Lafayette IN 47907 USA

ISBN: (纸本)9783981537024

In this paper we discuss the potential of emerging spintorque devices for computing applications. Recent proposals for spin-based computing schemes may be differentiated as 'all-spin' vs. hybrid, programmable vs. fixed, and, Boolean vs. non-Boolean. All-spin logic-styles may offer high area-density due to small form-factor of nano-magnetic devices. However, circuit and system-level design techniques need to be explored that leaverage the specific spin-device characterisitcs to achieve energy-efficiency, performance and reliability comparable to those of CMOS. The non-volatility of nano-magnets can be exploited in the design of energy and area-efficient programmable logic. In such logic-styles, spin-devices may play the dual-role of computing as well as memory-elements that provide field-programmability. Spin-based threshold logic design is presented as an example. Emerging spintronic phenomena may lead to ultra-low-voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. Such devices may be suitable for non-Boolean data-processing applications which involve analog processing. Integration of such spin-torque devices with charge-based devices like CMOS and resistive memory can lead to highly energy-efficient information processing hardware for applicatons like pattern-matching, neuromorphic-computing, image-processing and data-conversion. Finally, we discuss the possibility of using coupled spin-torque nano oscillators for low-power non-Boolean computing.

关键词： spin logic low power threshold logic analog neural networks non-Boolean programmable logic array coupled spin torque nano oscillators

来源：评论

学校读者我要写书评

暂无评论

Brain-Inspired Computing with Spin Torque Devices 14

Brain-Inspired Computing with Spin Torque Devices

引用

Design, Automation and Test in Europe Conference and Exhibition

作者： Kaushik Roy Mrigank Sharad Deliang Fan Karthik Yogendra Purdue University West Lafayette IN

ISBN: (纸本)9783981537024

In this paper we discuss the potential of emerging spin-torque devices for computing applications. Recent proposals for spin-based computing schemes may be differentiated as 'all-spin' vs. hybrid, programmable vs. fixed, and, Boolean vs. non-Boolean. All-spin logic-styles may offer high area-density due to small form-factor of nano-magnetic devices. However, circuit and system-level design techniques need to be explored that leaverage the specific spin-device characterisitcs to achieve energy-efficiency, performance and reliability comparable to those of CMOS. The non-volatility of nano-magnets can be exploited in the design of energy and area-efficient programmable logic. In such logic-styles, spin-devices may play the dual-role of computing as well as memory-elements that provide field-programmability. Spin-based threshold logic design is presented as an example. Emerging spintronic phenomena may lead to ultra-low-voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. Such devices may be suitable for non-Boolean data-processing applications which involve analog processing. Integration of such spin-torque devices with charge-based devices like CMOS and resistive memory can lead to highly energy-efficient information processing hardware for applicatons like pattern-matching, neuromorphic-computing, image-processing and data-conversion. Finally, we discuss the possibility of using coupled spin-torque nano oscillators for low-power non-Boolean computing.

关键词： Spin logic Low power Threshold logic Analog Neural networks Non-Boolean programmable logic array Coupled spin torque nano oscillators

来源：评论

学校读者我要写书评

暂无评论

Ultra-Low Power Neuromorphic Computing With Spin-Torque Devices

Ultra-Low Power Neuromorphic Computing With Spin-Torque Devi...

引用

3rd Berkeley Symposium on Energy Efficient Electronic Systems (E3S)

作者： Sharad, Mrigank Fan, Deliang Yogendra, Karthik Roy, Kaushik Purdue Univ Dept Elect & Comp Engn W Lafayette IN 47907 USA

ISBN: (纸本)9781479933723

Emerging spin transfer torque (ST) devices such as lateral spin valves and domain wall magnets may lead to ultralow- voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. This paper reviews our work on ST-based non-Boolean data-processing applications, like neural-networks, which involve analog processing. Integration of such spin-torque devices with charge-based devices like CMOS can lead to highly energy-efficient information processing hardware for applicatons like pattern-matching, neuromorphic-computing, image-processing and data-conversion. Simulation results for analog image processing and associative computing has shown the possibility of similar to 100X improvement in energy efficiency as compared to a 15nm CMOS ASIC.

关键词： spin logic low power threshold logic analog neural networks non-Boolean programmable logic array interconnect

来源：评论

学校读者我要写书评

暂无评论

Exploring Boolean and Non-Boolean Computing with Spin Torque Devices

Exploring Boolean and Non-Boolean Computing with Spin Torque...

引用

32nd IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

作者： Roy, Kaushik Sharad, Mrigank Fan, Deliang Yogendra, Karthik Purdue Univ Dept Elect & Comp Engn W Lafayette IN 47907 USA

ISBN: (纸本)9781479910717

In this paper we discuss the potential of emerging spin-torque devices for computing applications. Recent proposals for spin-based computing schemes may be differentiated as 'all-spin' vs. hybrid, programmable vs. fixed, and, Boolean vs. non-Boolean. All-spin logic-styles may offer high area-density due to small form-factor of nano-magnetic devices. However, circuit and system-level design techniques need to be explored that leaverage the specific spin-device characterisitcs to achieve energy-efficiency, performance and reliability comparable to those of CMOS. The non-volatility of nano-magnets can be exploited in the design of energy and area-efficient programmable logic. In such logic-styles, spin-devices may play the dual-role of computing as well as memory-elements that provide field-programmability. Spin-based threshold logic design is presented as an example. Emerging spintronic phenomena may lead to ultra-low-voltage, current-mode, spin-torque switches that can offer attractive computing capabilities, beyond digital switches. Such devices may be suitable for non-Boolean data-processing applications which involve analog processing. Integration of such spin-torque devices with charge-based devices like CMOS and resistive memory can lead to highly energy-efficient information processing hardware for applicatons like pattern-matching, neuromorphic-computing, image-processing and data-conversion. Towards the end, we discuss the possibility of applying emerging spin-torque switches in the design of energy-efficient global interconnects, for future chip multiprocessors.

关键词： spin logic low power threshold logic analog neural networks non-Boolean programmable logic array interconnect

来源：评论

学校读者我要写书评

暂无评论

LOW POWER ADIABATIC programmable logic array WITH SINGLE CLOCK IAPDL

引用

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS 2008年第2期17卷 211-219页

作者： Yang, W. J. Zhou, Y. Lau, K. T. Nanyang Technol Univ Ctr Integrated Circuits & Syst Sch Elect & Elect Engn Singapore 639798 Singapore

A novel implementation of a low power adiabatic PLA with a single power clock (IAPDL-SC PLA) is presented. The isolation transistor in the AND array is removed. The power clock is shared by the AND array and the OR array. In this way, the proposed PLA not only saves the device components but also reduces the power consumption. For 3V V(DD) and 200 MHz power clock frequency, the simulation results using Hspice show that the power saving is 79.48% compared to dynamic CMOS PLA, 69.34% compared to APDL PLA, and 40.40% compared to IAPDL PLA. For the 5 x 8 x 4 PLA design, the device saving is 30.77% compared to APDL PLA and 12.90% compared to IAPDL PLA. The diodes are the critical components for all the technology designs. Current simulation is based on 0.8 mu m process and the power consumption can be further reduced using the more downsized technology designs.

关键词： Low power CMOS programmable logic array adiabatic circuits single power clock

来源：评论

学校读者我要写书评

暂无评论

All-Optical programmable logic arrays Using SOA-Based Canonical logic Units

All-Optical Programmable Logic Arrays Using SOA-Based Canoni...

引用

Conference on Information Optics and Optical Data Storage II

作者： Lei, Lei Dong, Jianji Yu, Yu Zhang, Xinliang Huazhong Univ Sci & Technol Wuhan Natl Lab Optoelect Wuhan 430074 Peoples R China

ISBN: (纸本)9780819493149

All-optical programmable logic arrays (PLAs) based on canonical logic units (CLUs), i.e. minterms and maxterms, are presented. We experimentally demonstrated the full set of two-input and three-input minterms as well as maxterms using the cross-gain modulation in semiconductor optical amplifiers (SOAs). Maxterms can be easily obtained based on minterms. The reconfigurability and scalability of the system are largely enhanced compared to our previous work. Correct and clear temporal waveforms are achieved for all the canonical logic units. The measured extinction ratios of two-input and three-input CLUs are similar to 15 dB and similar to 11 dB, respectively. Four important logic functions, including multiplier, multiplexer, demultiplexer and decoder, are presented as examples to show that the canonical logic units-based programmable logic array (CLUs-PLA) can be reconfigured to perform different logic functions.

关键词： Optical signal processing optical computing optical logic devices nonlinear optics semiconductor optical amplifier programmable logic array

来源：评论

学校读者我要写书评

暂无评论

Controllable Current and Voltage Power sources using FPGA

Controllable Current and Voltage Power sources using FPGA

引用

11th IFAC/IEEE International Conference on programmable Devices and Embedded Systems (PDeS)

作者： Koucky, Vaclav Lahoda, Jiri Petrankova, Zuzana Univ W Bohemia Dept Appl Elect & Telecommun Plzen 30614 Czech Republic

ISBN: (纸本)9783902823144

This paper deals with the development and design of digitally controllable, three-phase current and voltage power sources. The main, digitally controlled parameters of the power source are frequency, phase-shift and amplitudes of two separate sine-wave systems. Possibilities and means of implementation are discussed and a verified solution is described. The reason why this development was done is the lack of power sources on the market. The three-phase voltage and the tree-phase current systems are isolated by power transformers. Among many possibilities of voltage and current control, the method based on direct digital synthesis was selected. Control circuits of the power sources are described in VHDL and implemented in an FPGA device.

关键词： VHDL programmable logic array FPGA voltage source current source direct digital synthesis DDS

来源：评论

学校读者我要写书评

暂无评论

Controllable Current and Voltage Power sources using FPGA

引用

IFAC Proceedings Volumes 2012年第7期45卷 283-288页

作者： Václav Koucký Jiří Lahoda Zuzana Petránková University of West Bohemia in Pilsen Department of Applied Electronics and Telecommunications Univerzitni 26 306 14 Plzen Czech Republic

关键词： VHDL programmable logic array FPGA voltage source current source direct digital synthesis DDS

来源：评论

学校读者我要写书评

暂无评论

A NEW APPROACH TO programmable logic array FOR SINGLE-CLOCK CMOS

引用

Journal of Electronics(China) 2006年第1期23卷 157-160页

作者： Yin Yongsheng Liu Cong Gao Minglun Institute of VLSI Design Hefei University of Technology Hefei 230009 China Institute of VLSI Design Nanjing University Nanjing 510093 China

programmable logic array (PLA) is an important building circuit of VLSI chips and some of the FPGA architectures have evolved from the basic PLA architectures. In this letter, a dynamic and static mixed PLA with single-phased clock is presented. Combining both dynamic and static design style rather than introducing additional interface-buffers overcomes the racing problem, thereby saves the chip area. Besides inheriting the advantages of dynamic circuit-low power dissipation and compact structure, this approach also provides high-speed operation.

关键词： programmable logic array Single clock Dynamic Static Mixed circuit

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：