检索结果-内蒙古大学图书馆

15th ACM International Conference on Computing Frontiers

作者： Bjornseth, Benjamin A. Meyer, Jan Christian Natvig, Lasse Norwegian Univ Sci & Technol Dept Comp Sci Trondheim Norway

ISBN: (纸本)9781450357616

programming models should ideally let programmers express their ideas directly and explicitly. No such models are available for expert programmers, authors of machine-specific code optimizations, whose ideas often exploit architectural details invisible even at the assembly language level. In this paper we call for filling this void, and define performance transparency to evaluate the extent to which a programming model accommodates the expert programmer use case. We propose a specific approach to attaining performance transparency: make software harder by exposing the key components of the target architecture. The opportunities and challenges this approach brings are discussed.

关键词： performance transparency programming models HPC

来源：评论

学校读者我要写书评

暂无评论

Combining Hard and Soft Constraints in Quantum Constraint-Satisfaction Systems

Combining Hard and Soft Constraints in Quantum Constraint-Sa...

引用

International Conference for High Performance Computing, Networking, Storage and Analysis (HPC)

作者： Wilson, Ellis Mueller, Frank Pakin, Scott North Carolina State Univ Raleigh NC 27695 USA Los Alamos Natl Lab Los Alamos NM 87545 USA

ISBN: (纸本)9781665454445

This work presents a generalization of NchooseK, a constraint satisfaction system designed to target both quantum circuit devices and quantum annealing devices. Previously, NchooseK supported only hard constraints, which made it suitable for expressing problems in NP (e.g., 3-SAT) but not NP-hard problems (e.g., minimum vertex cover). In this paper we show how support for soft constraints can be added to the model and implementation, broadening the classes of problems that can be expressed elegantly in NchooseK without sacrificing portability across different quantum devices. Through a set of examples, we argue that this enhanced version of NchooseK enables problems to be expressed in a more concise, less error-prone manner than if these problems were encoded manually for quantum execution. We include an empirical evaluation of performance, scalability, and fidelity on both a large IBM Q system and a large D-Wave system.

关键词： circuit-model quantum computing quantum annealing programming models

来源：评论

学校读者我要写书评

暂无评论

Multi-processor SoC-based design methodologies using configurable and extensible processors

Multi-processor SoC-based design methodologies using configu...

引用

17th IEEE International Conference on Application-Specific Systems, Architectures and Processors

作者： Martin, Grant Tensilica Inc Santa Clara CA USA

The growing interest in multiprocessor system-on-chip (MPSoC) design, or 'multicore' processors, has resulted in some confusion between the various types of multiprocessor architectures and their suitability in different application spaces. In particular, there are clear differences between the general-purpose, symmetric multiprocessor (SMP) approaches, and the application-specific, asymmetric multiprocessor (AMP) architectures. Configurable and extensible processors are especially suited for the AMP approach, yet their flexibility means that new design methodologies and tools must be developed to allow effective utilisation of multiple instruction-set processors in a complex design. Configurable and extensible processors are especially well suited for data-intensive computational tasks, such as are found in many signal and image processing applications, including audio, video, and wireless and wired networking. A design methodology for such applications must pay careful attention to the right programming models, and dataflow styles of processing seem a natural fit to the application space. In this paper, we describe a design methodology, flow and tools for MPSoC design using configurable and extensible processors that is especially interesting for data-intensive dataflow style applications. Some of the issues involved in this design approach are used to highlight opportunities for ongoing research.

关键词： MPSoC multiprocessor system-on-chip configurable processor instruction-set extension electronic system-level design programming models dataflow

来源：评论

学校读者我要写书评

暂无评论

A Domain-Specific Approach To Unifying The Many Dimensions of Context-Aware Home Service Development 4

A Domain-Specific Approach To Unifying The Many Dimensions o...

引用

IEEE SmartWorld, Ubiquitous Intelligence & Computing, Advanced & Trusted Computing, Scalable Computing & Communications, Cloud & Big Data Computing, Internet of People and Smart City Innovation (SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI)

作者： Volanschi, Nic Carteron, Adrien Consel, Charles INRIA Bordeaux France Bordeaux INP Bordeaux France

ISBN: (纸本)9781538693803

Developing context-aware homes involves a range of stakeholders, addressing many dimensions such as service design and development, infrastructure deployment, and maintenance. Such a variety of dimensions often translate into heterogeneous, low-level, silo-based processing of sensor data to extract context information. This paper analyzes a range of existing data processing layers in the domain of aging in place to identify key concepts and operations specific to context-aware processing. Based on this analysis, we introduce a context-aware, domain-specific language and its software architecture, which allow to put in synergy the stakeholders of a context-aware home by providing them with a unified approach to designing and developing services. Our approach offers context aware-specific abstractions and notations, within a data-centric and data-driven paradigm. We have validated our approach by applying it to an assisted living platform for aging in place, deployed in the home of 129 users. In particular, we used our domain-specific language to re-implement 53 existing services, originating from the stakeholders of the assisted living platform. These services were deployed and successfully tested for their effectiveness in performing the specific tasks of the stakeholders, such as detection of daily activities, user risk situations, or sensor failures.

关键词： context-aware domain-specific data-centric data-driven aging in place programming models

来源：评论

学校读者我要写书评

暂无评论

Profiling and Debugging Support for the Kokkos programming Model

Profiling and Debugging Support for the Kokkos Programming M...

引用

International Supercomputing Conference (ISC) on High Performance

作者： Hammond, Simon D. Trott, Christian R. Ibanez, Daniel Sunderland, Daniel Sandia Natl Labs Ctr Comp Res Albuquerque NM 87123 USA

ISBN: (纸本)9783030024659;9783030024642

Supercomputing hardware is undergoing a period of significant change. In order to cope with the rapid pace of hardware and, in many cases, programming model innovation, we have developed the Kokkos programming Model - a C++-based abstraction that permits performance portability across diverse architectures. Our experience has shown that the abstractions developed can significantly frustrate debugging and profiling activities because they break expected code proximity and layout assumptions. In this paper we present the Kokkos Profiling interface, a lightweight, suite of hooks to which debugging and profiling tools can attach to gain deep insights into the execution and data structure behaviors of parallel programs written to the Kokkos interface.

关键词： Profiling Performance-portable programming models

来源：评论

学校读者我要写书评

暂无评论

Wafer-Scale Fast Fourier Transforms 23

Wafer-Scale Fast Fourier Transforms

引用

37th ACM International Conference on Supercomputing (ACM ICS)

作者： Orenes-Vera, Marcelo Sharapov, Ilya Schreiber, Robert Jacquelin, Mathias Vandermersch, Philippe Chetlur, Sharan Princeton Univ Princeton NJ 08544 USA Cerebras Syst Sunnyvale CA USA Princeton Univ Princeton NJ 08544 USA Cerebras Syst Sunnyvale CA USA

ISBN: (纸本)9798400700569

We have implemented fast Fourier transforms for one, two, and three-dimensional arrays on the Cerebras CS-2, a system whose memory and processing elements reside on a single silicon wafer. The wafer-scale engine (WSE) encompasses a two-dimensional mesh of roughly 850,000 processing elements (PEs) with fast local memory and equally fast nearest-neighbor interconnections. Our wafer-scale FFT (wsFFT) parallelizes a n(3) problem with up to n(2) PEs. At this point, a PE processes only a single vector of the 3D domain (known as a pencil) per superstep, where each of the three supersteps performs FFT along one of the three axes of the input array. Between supersteps, wsFFT redistributes (transposes) the data to bring all elements of each one-dimensional pencil being transformed into the memory of a single PE. Each redistribution causes an all-to-all communication along one of the mesh dimensions. Given the level of parallelism, the size of the messages transmitted between pairs of PEs can be as small as a single word. In theory, a mesh is not ideal for all-to-all communication due to its limited bisection bandwidth. However, the mesh interconnecting PEs on the WSE lies entirely on-wafer and achieves nearly peak bandwidth even with tiny messages. We analyze in detail computation and communication time, as well as the weak and strong scaling, using both FP16 and FP32 precision. With 32-bit arithmetic on the CS-2, we achieve 959 microseconds for 3D FFT of a 5123 complex input array using a 512 x 512 subgrid of the on-wafer PEs. This is the largest ever parallelization for this problem size and the first implementation that breaks the millisecond barrier.

关键词： FFT wafer-scale strong scaling massive parallelization explicit communication mesh network bandwidth programming models

来源：评论

学校读者我要写书评

暂无评论

Correct translation of data parallel assignment onto array processors

引用

Formal Aspects of Computing 1994年第4期6卷 417-439页

作者： Wray, J.P. Stewart, A. Department of Computer Science The Queen's University of Belfast Belfast BT7 1NN University Road United Kingdom

Two models of computation which are suitable for the description of parallel scientific calculations on large data structures are presented. Data parallel assignment is a construct which may be used to specify the application of a set of order independent fine grained operations to a regular data structure. It is formulated in a machine independent way and, consequently, is suitable for implementation on a range of novel parallel architectures. An operational model of data parallel computation is provided by specifying a model array processor. The specification captures the essential features of the class of array processors and it may be instantiated in order to define a particular machine. A formal operational semantics of data parallel assignment is given for the model array processor. The translation mechanism is shown to be correct. The exercise clarifies some of the issues in deciding whether or not it is feasible to translate data parallel assignment directly onto array processor architectures. © 1994 BCS.

关键词： Architectural models Array assignment Array processor Correct translation Data parallelism programming models

来源：评论

学校读者我要写书评

暂无评论

Heterogeneous Task Scheduling for Accelerated OpenMP

Heterogeneous Task Scheduling for Accelerated OpenMP

引用

26th IEEE International Parallel and Distributed Processing Symposium (IPDPS) / Workshop on High Performance Data Intensive Computing

作者： Scogland, Thomas R. W. Rountree, Barry Feng, Wu-chun de Supinski, Bronis R. Virginia Tech Dept Comp Sci Blacksburg VA 24060 USA Lawrence Livermore Natl Lab Ctr Appl Sci Comp Livermore CA 94551 USA

ISBN: (纸本)9780769546759

Heterogeneous systems with CPUs and computational accelerators such as GPUs, FPGAs or the upcoming Intel MIC are becoming mainstream. In these systems, peak performance includes the performance of not just the CPUs but also all available accelerators. In spite of this fact, the majority of programming models for heterogeneous computing focus on only one of these. With the development of Accelerated OpenMP for GPUs, both from PGI and Cray, we have a clear path to extend traditional OpenMP applications incrementally to use GPUs. The extensions are geared toward switching from CPU parallelism to GPU parallelism. However they do not preserve the former while adding the latter. Thus computational potential is wasted since either the CPU cores or the GPU cores are left idle. Our goal is to create a runtime system that can intelligently divide an accelerated OpenMP region across all available resources automatically. This paper presents our proof-of-concept runtime system for dynamic task scheduling across CPUs and GPUs. Further, we motivate the addition of this system into the proposed OpenMP for Accelerators standard. Finally, we show that this option can produce as much as a two-fold performance improvement over using either the CPU or GPU alone.

关键词： GPGPU OpenMP programming models

来源：评论

学校读者我要写书评

暂无评论

Mapping Constraint Problems onto Quantum Gate and Annealing Devices 2

Mapping Constraint Problems onto Quantum Gate and Annealing ...

引用

2nd International Workshop on Quantum Computing Software (QCS)

作者： Wilson, Ellis Mueller, Frank Pakin, Scott North Carolina State Univ Dept Comp Sci Raleigh NC 27695 USA Los Alamos Natl Lab Comp Computat & Stat Sci Div Los Alamos NM 87545 USA

ISBN: (纸本)9781728186740

This work presents NchooseK, a unified programming model for constraint satisfaction problems that can be mapped to both quantum circuit and annealing devices through Quadratic Unconstrained Binary Operators (QUBOs). Our mapping provides an approachable and effective way to program both types of quantum computers. We provide examples of NchooseK being used.

关键词： circuit-model quantum computing quantum annealing programming models

来源：评论

学校读者我要写书评

暂无评论

Dynamic Multigrain Parallelization on the Cell Broadband Engine 07

Dynamic Multigrain Parallelization on the Cell Broadband Eng...

引用

ACM SIGPLAN Symposium on Principles and Practice of Parallel programming

作者： Blagojevic, Filip Nikolopoulos, Dimitrios S. Stamatakis, Alexandros Antonopoulos, Christos D. Virginia Tech Ctr High End Comp Syst Blacksburg VA 24061 USA

ISBN: (纸本)9781595936028

This paper addresses the problem of orchestrating and scheduling parallelism at multiple levels of granularity on heterogeneous multicore processors. We present mechanisms and policies for adaptive exploitation and scheduling of layered parallelism on the Cell Broadband Engine. Our policies combine event-driven task scheduling with malleable loop-level parallelism, which is exploited from the runtime system whenever task-level parallelism leaves idle cores. We present a scheduler for applications with layered parallelism on Cell and investigate its performance with RAxML, an application which infers large phylogenetic trees, using the Maximum Likelihood (ML) method. Our experiments show that the Cell benefits significantly from dynamic methods that selectively exploit the layers of parallelism in the system, in response to workload fluctuation. Our scheduler outperforms the MPI version of RAxML, scheduled by the Linux kernel, by up to a factor of 2.6. We are able to execute RAxML on one Cell four times faster than on a dual-processor system with Hyperthreaded Xeon processors, and 5-10% faster than on a single-processor system with a dual-core, quad-thread IBM Power5 processor.

关键词： IBM Cell programming models Process Scheduling RAxML

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：