检索结果-内蒙古大学图书馆

8th Southern Power Electronics Conference and the 17th Brazilian Power Electronics Conference, SPEC / COBEP 2023

作者： Biajo, Vitor H. M. Lobato, Gideon I. C. Silva, Sidelmo M. Universidade Federal de Minas Gerais Graduate Program in Electrical Engineering Belo Horizonte31270-901 Brazil

ISBN: (纸本)9798350321128

This paper introduces a novel interleaved inverter topology for DC-AC conversion in power electronics applications. The proposed topology leverages a semiconductor-level interleaving technique to overcome the limitations of conventional interleaved inverters. Through comprehensive analysis and simulation studies, it is demonstrated that the interleaved inverter achieves higher power density and improved ripple frequency as compared to conventional counterparts. One of the main advantages of the proposed technology over conventional interleaving converters is the use of a single inductor, which enables its use not only in grid-tied applications but also in electric drives. © 2023 IEEE.

关键词： DC-AC conversion interleaved converters pulse-width modulation single-phase inverters

来源：评论

学校读者我要写书评

暂无评论

Performance Improvement in Duty-Cycle Based Finite-Set MPC with Double Control Update for Motor Drives

Performance Improvement in Duty-Cycle Based Finite-Set MPC w...

引用

2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023

作者： Agoro, Sodiq Husain, Iqbal Nc State University Electrical and Computer Engineering Raleigh United States

ISBN: (纸本)9798350316445

A double-control update implementation approach is proposed to compensate for computation and pulse-width modulation (PWM) delay effects of duty-cycle-based finite-set model predictive control (FS-MPC) in motor drives. The performance improvements of the proposed method over the traditional single-control update technique are verified by experiments on a three-phase induction motor (IM) drive and an asymmetrical dual three-phase (ADTP) permanent magnet synchronous (PMSM) motor drive. © 2023 IEEE.

关键词： Model predictive control motor drive pulse-width modulation

来源：评论

学校读者我要写书评

暂无评论

An Asymmetric Five-Level Flying Capacitor Converter with PWM Current Control for Switched Reluctance Motors 8

An Asymmetric Five-Level Flying Capacitor Converter with PWM...

引用

8th Southern Power Electronics Conference and the 17th Brazilian Power Electronics Conference, SPEC / COBEP 2023

作者： Scalcon, Filipe P. Fang, Gaoliang Filho, Cesar J. Volpato Grundling, Hilton A. Vieira, Rodrigo P. Nahid-Mobarakeh, Babak McMaster Automotive Resource Centre McMaster University HamiltonON Canada Power Electronics and Control Research Group Federal University of Santa Maria RS Brazil

ISBN: (纸本)9798350321128

An asymmetric five-level flying capacitor converter with PWM current control for SRMs is analyzed in this paper. First, the switching states as well as their impact on the flying capacitor voltage are presented in detail. Next, a modulation technique with capacitor voltage balancing capabilities, as well as a robust fixed switching frequency current control strategy are described. Simulation results are presented as a means to show the feasibility of the proposal. Moreover, a comparison with an asymmetric half-bridge converter is presented. © 2023 IEEE.

关键词： Current control flying capacitor multilevel converter pulse-width modulation switched reluctance motor

来源：评论

学校读者我要写书评

暂无评论

Dead-time Compensation Method for Bus-clamping Modulated Voltage Source Inverter

Dead-time Compensation Method for Bus-clamping Modulated Vol...

引用

2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023

作者： Ghaderloo, Reza Asrar Shen, Yidi Singhabahu, Chanaka Resalayyan, Rakesh Khaligh, Alireza University of Maryland Maryland Power Electronics Laboratory Department of Electrical and Computer Engineering The Institute for Systems Research College ParkMD20742 United States

ISBN: (纸本)9798350316445

Bus-clamping pulse width modulation (PWM) is an effective method to reduce the switching loss in a three-phase voltage source inverter (VSI). In bus-clamping PWM scheme, the phase legs are switched using high frequency PWM signals for two-third of the line cycle, while for the remaining duration of cycle, the pole voltage is clamped to either positive or negative rail of the DC bus. In PWM operation of a half bridge, a dead-time is applied between the gate signals of complementary switches to ensure safe and reliable operation. However, introduction of dead-time leads to poor power quality, increased Total Harmonic Distortion (THD) and variation in actual voltage compared to the intended pole voltage. Moreover, when the bus-clamping technique is used, the PWM has both high frequency switching region and clamped region in a line cycle, and consequently, the undesired effects of dead-time are further aggravated. Therefore, in order to enhance the quality of output voltage, this paper presents a dead-time compensation strategy for a VSI operating with bus-clamping PWM. The proposed method calculates the required compensation term to be added on the modulation signal considering wide range of operating conditions. Additionally, the compensation includes a new strategy for low current conditions near zero-crossing to avoid distortion. The proposed method is verified by simulation and experiments in a three-phase VSI with a switching frequency of 100 kHz and a fundamental frequency of 60Hz. © 2023 IEEE.

关键词： Bus-clamping Dead-time pulse-width modulation Voltage Source Inverter

来源：评论

学校读者我要写书评

暂无评论

PWM-Based Optimization-Free Active Voltage-Balancing Control of 7-Level Active Neutral-Point-Clamped Flying-Capacitor Multicell Inverters 24

PWM-Based Optimization-Free Active Voltage-Balancing Control...

引用

24th European Conference on Power Electronics and Applications (EPE ECCE Europe)

作者： Dargahi, Vahid Univ Washington 1900 Commerce St Tacoma WA 98402 USA

ISBN: (纸本)9789075815399

This paper introduces a new pulse-width-modulation (PWM) -based control technique for 7-level active neutral-point-clamped (A-NPC) flying-capacitor multicell (FCM) inverters. It regulates inverter's output voltage, current, and balances FCs at reference values. It is realized on basis of active control approach which is achieved using instantaneous measurements taken from inverter, and then being interpreted into the logic quantities. Contrary to space-vector modulation (SVM) and model predictive control (MPC) methods, the proposed solution is deemed a direct approach that excludes cost/objective functions and time/software-consuming optimization processes to generate the switching states. It utilizes the measured values of the FC voltages and load current to derive the logic variables and equations that directly determine the inverter's switching states according to the reference voltage-levels. As its advantage, any commonly used modulators such as phase-shifted-carrier (PSC) or phase-disposition (PD) strategy could be readily embedded into control unit to generate inverter's reference voltage-levels. The experimental results are provided to validate the suggested active balancing technique, its effectiveness and fast execution-time.

关键词： Active balancing A-NPC topology Cost-function elimination Flying-capacitor Logic-equations Optimization-free method pulse-width modulation Voltage control

来源：评论

学校读者我要写书评

暂无评论

Comparative Evaluation of the Boost-Buck-Inverter and the Boost-Voltage-Source-Inverter 23

Comparative Evaluation of the Boost-Buck-Inverter and the Bo...

引用

IEEE 23rd Workshop on Control and Modeling for Power Electronics (COMPEL)

作者： Han, Yongjie Wu, Zhihong Wu, Deliang Tongji Univ Sch Automot Studies Shanghai Peoples R China Shanghai Univ Sch Mechatron Engn & Automat Shanghai Peoples R China

ISBN: (纸本)9781665410816

A modular three-phase Boost-Buck dc/ac Inverter (BBI) is presented. The BBI has the advantages of voltage step-up/step-down capability, high-quality/low-harmonic output voltage/current waveform and high efficiency. Extensive comparative evaluations are made between the BBI and the conventional two-level voltage source inverter with a boost dc/dc stage (B-VSI). It is shown that, compared to the B-VSI topology, the BBI topology has (a) much lower THD of the output current, (b) much lower CM voltage and CM current, (c) much lower switch device voltage stress and losses and (d) much lower rms current ripple in the dc link capacitor.

关键词： three-phase inverter boost-buck inverter voltage source inverter pulse-width modulation

来源：评论

学校读者我要写书评

暂无评论

An interharmonic dual switching frequency modulation strategy for impedance network inverters

引用

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS 2021年第6期49卷 1726-1742页

作者： Mohammadi, Mohammad Moghani, Javad S. Mattavelli, Paolo Khoshsaadat, Alireza Mahdi Asghari, Mohammad Milimonfared, Jafar Amirkabir Univ Technol Dept Elect Engn Tehran Iran Univ Padua Dept Management & Engn Vicenza Italy Ayatollah Boroujerdi Univ Dept Elect Engn Boroujerd Iran 350 Hafez AveValiasr Sq Tehran Iran

Recently, a novel dual switching frequency modulation (DFM) has been proposed for impedance network inverters (INIs). The proposed approach allows the INIs to be designed optimally in size and efficiency, for motor drive applications. Moreover, DFM provides the possibility of operation with unity modulation index. However, DFM requires a high-frequency ratio between pulse-width modulation (PWM) and sinusoidal PWM (SPWM) switching frequencies. This paper proposes an improved modulation strategy to overcome this issue. The modulation called interharmonic dual frequency modulation (IDFM) utilizes the interharmonic areas of a conventional sinusoidal PWM to implement DFM. The proposed approach gives a low total harmonic distortion (THD) output voltage without increasing the frequency ratio of PWM and SPWM. IDFM provides the possibility of selecting a wide range of frequencies for both switching modulations. The approach is explained theoretically, compared with other switching strategies, and also the simulation and experimental results are used to validate its performance.

关键词： dual frequency modulation pulse-width modulation simple boost modulation Z-source inverter

来源：评论

学校读者我要写书评

暂无评论

Characterization of "cool" and "warm" white light-emitting diodes for low-cost spectrophotometry

引用

SPECTROSCOPY LETTERS 2021年第8期54卷 581-589页

作者： Navarre, Edward C. Southern Illinois Univ Edwardsville Dept Chem Edwardsville IL 62026 USA

The emission properties of "cool" and "warm" white light-emitting diodes were studied in the context of low-cost spectrophotometry. The suitability of pulse-width modulation as a method to control the diode brightness was examined. Both types of light-emitting diode demonstrated emission standard deviation minima at a pulse-width modulation frequency greater than 2000 Hz. The functional wavelength ranges of the light-emitting diodes were approximated using the linearity of brightness as a function of pulse-width modulation duty-cycle and the root mean squared deviation from mean for absorbance measurements. Both light emitting diode types demonstrated good stability in absorbance measurements over long operation times. The "warm" light emitting diode demonstrated a broader range of wavelengths useful for spectrophotometry.

关键词： LED LED-based photometer pulse-width modulation spectrophotometry

来源：评论

学校读者我要写书评

暂无评论

Thermal Stress Reduction in Power Switching Devices Using Distributed Loss PWM Concept for Current Source Inverters

Thermal Stress Reduction in Power Switching Devices Using Di...

引用

14th Annual IEEE Energy Conversion Congress and Exposition (IEEE ECCE) / IEEE-Industry-Applications-Society (IEEE-IAS) Annual Meeting

作者： Lee, Sangwhee Torres, Renato Amorim Chen, Feida Jahns, Thomas M. Sarlioglu, Bulent Univ Wisconsin Madison Dept Elect & Comp Engn Madison WI 53706 USA

ISBN: (数字)9781728193878

ISBN: (纸本)9781728193878

A new modulation scheme is proposed for current source inverters (CSIs) that reduces the variation and peak junction temperature in the CSIs' power devices. The distributed loss pulse-width modulation (DLM) concept is introduced and applied to traditional space vector modulation methods to develop modified modulation schemes that reduce the thermal stress on power devices. The device junction temperatures resulting from conventional and DLM schemes are compared. Simulation and experimental results confirm that the proposed DLM concept reduces thermal stress on the devices while maintaining the same high output current waveform quality compared to traditional CSI modulation schemes. The CSI power device lifetime (i.e., the number of cycles to failure) are estimated using the simulation and experimental results. The proposed DLM significantly increases the device lifetime (by 5 to 6 times) by reducing the junction temperature variation compared to the conventional modulations.

关键词： current source inverter pulse-width modulation SiC MOSFET thermal management

来源：评论

学校读者我要写书评

暂无评论

Bit-stream approximating devices based on counters with weight inputs 11

Bit-stream approximating devices based on counters with weig...

引用

11th Mediterranean Conference on Embedded Computing (MECO) / 3rd Summer School on Cyber-Physical + Systems and Internet of Things (CPS and IoT)

作者： Bureneva, Olga Mironov, Sergey Safyannikov, Nikolay St Petersburg State Electrotech Univ LETI Dept Comp Sci & Engn St Petersburg Russia

ISBN: (纸本)9781665468282

The paper presents an approach to the design and hardware implementation of a transducer that approximates a function for an argument represented by a pulse-width modulation (PWM) signal. The approximating expression in the form of division of polynomials with integer coefficients is used in creating the device. This allows the use of reversible counters with weighted inputs for continuous functional conversion of the PWM signal flow. By the example of creating a cosine converter the paper shows the design process: mathematical justification of functional transformation, a variant of synthesis of Verilog description of the device on the basis of field-programmable gate array, and a variant of schematic implementation of basic fragments for manufacturing in the form of custom integrated circuits.

关键词： pulse-width modulation bit-stream converters negative feedback averaging converter FPGA

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：